Impact of heterogeneous gate dielectric on DC, RF and circuit-level performance of source-pocket engineered Ge/Si heterojunction vertical TFET

Files in this item

This item appears in the following Collection(s)

Search in IDR


Advanced Search

Browse

My Account