Tcad simulation based device and circuit-level performance analysis of source pocket engineered gasb/si heterojunction vertical tfets

Tcad simulation based device and circuit-level performance analysis of source pocket engineered gasb/si heterojunction vertical tfets

Tripathy, Manas Ranjan
URI: http://localhost:8080/xmlui/handle/123456789/2520
Date: 2020

Show full item record

Files in this item

Icon
Name: 01_Title Page.pdf
Size: 1.797Mb
Format: PDF
View/Open
Icon
Name: 02_Preliminary ...
Size: 5.627Mb
Format: PDF
View/Open
Icon
Name: 03_Content.pdf
Size: 4.215Mb
Format: PDF
View/Open
Icon
Name: 04_Abstract.pdf
Size: 1.194Mb
Format: PDF
View/Open
Icon
Name: 05_Chapter 01.pdf
Size: 15.00Mb
Format: PDF
View/Open
Icon
Name: 06_Chapter 02.pdf
Size: 14.10Mb
Format: PDF
View/Open
Icon
Name: 07_Chapter 03.pdf
Size: 8.541Mb
Format: PDF
View/Open
Icon
Name: 08_Chapter 04.pdf
Size: 5.559Mb
Format: PDF
View/Open
Icon
Name: 09_Chapter 05.pdf
Size: 5.157Mb
Format: PDF
View/Open
Icon
Name: 10_Chapter 06.pdf
Size: 1.202Mb
Format: PDF
View/Open
Icon
Name: 11_Annexure.pdf
Size: 5.847Mb
Format: PDF
View/Open
Icon
Name: 80_Recommendation.pdf
Size: 2.999Mb
Format: PDF
View/Open

This item appears in the following Collection(s)

Search in IDR


Advanced Search

Browse

My Account