Login
Users of this system, can login to view this document.
Enter the following information to request a copy of the document from the responsible person.
Impact of heterogeneous gate dielectric on DC, RF and circuit-level performance of source-pocket engineered Ge/Si heterojunction vertical TFET