## PROPOSED CONVERTER: 2

## QUADRATIC BOOST DERIVED HYBRID MULTI-OUTPUT CONVERTERS



## 3

# QUADRATIC BOOST DERIVED HYBRID MULTI-OUTPUT CONVERTERS 

### 3.1Introduction

The high gain minimum phase quadratic boost inverter has major advantage of noRHPZ. However, it has less efficiency because of the presence of damping network. Since in microgrid, low voltage generation renewable energy system is a common phenomena and efficiency is a key point in this aspect. In order to incorporate the limitation of minimum phase quadratic boost converter and compact size of the system multi-output based quadratic boost converters are proposed in this chapter. The proposed multi-output based series and parallel mode topologies are presented with detailed analysis. Detailed small signal modeling, PWM control techniques and simulation studies are performed to validate the performance of proposed hybrid inverter. The detailed descriptions about the proposed converters are given in subsequent subsections.

### 3.2Quadratic Boost Derived Hybrid Multi-Output Converters

With the objective of multiple ac outputs and one dc output, two (series mode and parallel mode) quadratic boost derived hybrid multi-output converters are proposed in this thesis. The proposed converters are derived by replacing the main switch of the quadratic boost converter with n - number of H Bridge inverters connected either in series or parallel. The topology which is developed from $n$-series connected H-bridges give series mode of the proposed converter and it is capable of giving $n$-number of ac outputs with variable voltages and same currents (to all the ac loads) along with one dc output. Further, the topology which is developed from n-parallel connected H-bridges give parallel mode of the proposed converter and it is capable of giving $n$-number of ac outputs with same voltages (to all the ac load) and variable currents along with one dc output. In this ways, the proposed hybrid converter topologies are capable of directly meeting out more than one different ac load demands directly (without any extra regulator or adaptor) unlike the conventional existing hybrid converters. Due to quadratic behaviour relatively (compared to the classical hybrid converters) small shoot-through duty is required to achieve high voltage gain. Moreover, the proposed topologies (series mode and parallel mode) have higher power density and improved reliability (due to inherent shoot-through protection property) which make them suitable to be used in compact systems with multiple ac and one dc loads. Steady state analysis, small signal modelling, and design of hybrid pulse width modulation (PWM) technique are carried out for the proposed converters (for two ac and one dc outputs) in the thesis.


Fig. 3.1. Proposed hybrid multi-output converter topology (a) hybrid series topology, (b) hybrid parallel topology.

### 3.2.1 Proposed High Gain Hybrid Multi-Output Converters

The architecture of the proposed converter topologies for multiple ac and one dc outputs are shown in Fig. 3.1. Fig. 3.1(a) shows the series mode of the proposed multioutput hybrid converter which is derived by using n-number of series connected H bridges. It is clear from Fig. 3.1(a) that the series mode of the proposed hybrid multioutput converter is capable of giving n -variable ac voltages with same currents along
with one dc output. Further, parallel mode of the proposed multi-output hybrid converter is shown in Fig. 3.1(b) which is derived by using n-number of parallel connected H - bridges. It may be noticed that the parallel mode of the proposed hybrid multi-output converter is capable of giving n-variable ac currents with same voltage along with one dc output. It is important to mention that the proposed converters are validated for $\mathrm{n}=2$ (i.e. two ac and one dc outputs) in this thesis. Thus, the subsequent sections and sections of the work deals with the proposed converter topologies for $\mathrm{n}=2$ (two ac and one dc outputs).


Fig. 3.2. Steady state performance of proposed converter (a) equivalent circuit during $D$ interval, (b) equivalent circuit during ( $1-D$ ) interval, (c) steady state waveform, (d) transfer characteristic of proposed converter.

### 3.2.2 Operating Modes of Proposed Hybrid Multi-output Converter

The operation of the converter is divided into two states; 1) shoot through state ( $D T_{s}$ ) and 2) non-shoot through state $(1-D) T_{s}$ and equivalent circuits are presented in Fig. 3.2(a) and 3.2(b) respectively. Sum of the two states is equal to one switching period. It is assumed that all the switches and elements are ideal. The operating waveforms and the transfer characteristic of the proposed hybrid multi output converters are shown in Figs. 3.2(c) and 3.2(d) respectively.

1) Shoot through state $\left(0 \leq t \leq D T_{s}\right)$

In this interval, diode $D_{a}$ and either switches $S_{l}-S_{4}$ or $S_{2}-S_{3}$ of H -bridge network are conducting and the diodes $D_{b}, D_{c}$ are reverse biased. Inductor $L_{l}$ stores the energy from the input dc supply and inductor $L_{2}$ stores the energy from the intermediate capacitor $\left(C_{1}\right)$.
2) Non-shoot through state $\left(D T_{s} \leq t \leq(1-D) T_{s}\right)$

In this interval, diodes $D_{b}-D_{c}$ and either switches $S_{l}-S_{2}$ or $S_{3}-S_{4}$ of H -bridge network are conducting and diode $D_{a}$ is reverse biased. The combined energy of the inductors and input dc supply is transferred to the dc and ac loads and some part of the energy is used to charge the capacitors also.

### 3.2.3 Steady State Analysis

The instantaneous voltage and current expressions of the energy storage elements can be derived from Fig. 3.2(a) during shoot through state.

$$
\begin{align*}
& L_{1} \frac{d i_{1}}{d t}=v_{i n}  \tag{3.1}\\
& L_{2} \frac{d i_{2}}{d t}=v_{C 1} \tag{3.2}
\end{align*}
$$

$$
\begin{gather*}
C_{1} \frac{d v_{C 1}}{d t}=-i_{2}  \tag{3.3}\\
C_{2} \frac{d v_{C 2}}{d t}=-i_{d c}=-\frac{v_{C 2}}{R_{d c}}  \tag{3.4}\\
v_{s i}=0 \tag{3.5}
\end{gather*}
$$

Where $v_{s i}$ is the voltage across the inverter bridge. During non shoot through state following equations are derived from the Fig. 3.2(b)

$$
\begin{align*}
L_{1} \frac{d i_{1}}{d t} & =v_{i n}-v_{C 1}  \tag{3.6}\\
L_{2} \frac{d i_{2}}{d t} & =v_{C 1}-v_{C 2}  \tag{3.7}\\
C_{1} \frac{d v_{C 1}}{d t} & =i_{1}-i_{2}  \tag{3.8}\\
C_{2} \frac{d v_{C 2}}{d t} & =i_{2}-i_{d c}-i_{i}  \tag{3.9}\\
v_{S i} & =v_{C 2} \tag{3.10}
\end{align*}
$$

Under steady state condition, the average voltage across the inductor and average current through the capacitor in one switching cycle should be zero.

By applying volt-sec balance principle on $\mathrm{L}_{1}$ and $\mathrm{L}_{2}$, capacitor voltages are as follows,

$$
\begin{align*}
V_{c 1} & =\frac{V_{i n}}{(1-D)}  \tag{3.11}\\
V_{C 2} & =\frac{V_{c 1}}{(1-D)}=\frac{V_{i n}}{(1-D)^{2}} \tag{3.12}
\end{align*}
$$

From the Fig. 3.1, dc output voltage relation is as follows,

$$
\begin{equation*}
V_{d c}=V_{C 2}=\frac{V_{c 1}}{(1-D)}=\frac{V_{i n}}{(1-D)^{2}} \tag{3.13}
\end{equation*}
$$

By applying charge-sec balance principle on $C_{1}$ and $C_{2}$

$$
\begin{align*}
& I_{1}=\frac{I_{2}}{(1-D)}  \tag{3.14}\\
& I_{2}=I_{i}+\frac{I_{d c}}{(1-D)} \tag{3.15}
\end{align*}
$$

From the above two current expressions, input current is calculated as follows,

$$
\begin{equation*}
I_{i n}=I_{1}=\frac{I_{i}}{(1-D)}+\frac{I_{d c}}{(1-D)^{2}} \tag{3.16}
\end{equation*}
$$

From the transfer characteristic, it can be observed that duty cycle is varied from the $0<$ $D<1$ unlike Z source inverter (ZSI) [18], switched boost inverter (SBI) [82], [86]-[87] in which shoot-through duty cycle limited to 0.5 .

### 3.2.4 AC and DC Power Expressions

From (3.13), the dc Boost factor $=B=\frac{V_{d c}}{V_{i n}}=\frac{1}{(1-D)^{2}}$

Note that the hybrid PWM used for this proposed hybrid multi out converter has the following constraint between modulation index $(M)$ and $D$,

$$
\begin{equation*}
D+M \leq 1 \tag{3.17}
\end{equation*}
$$

Thus, the relation between $V_{i n}$ and peak ac output voltages ( $V_{a c p k 1}$ and $V_{\text {acpk } 2}$ ) are given below.

## A. Series mode of operation

In this mode, the $V_{d c}$ is equally divided across the inverter bridges for symmetrical ac loads and peak ac voltages ( $V_{a c p k 1}$ and $V_{a c p k 2}$ ) will be equal.

$$
\begin{equation*}
V_{a c p k 1}=V_{a c p k 2}=M \times \frac{V_{d c}}{2}=\frac{M V_{i n}}{2(1-D)^{2}} \tag{3.18}
\end{equation*}
$$

Where $V_{\text {acp }}\left(=V_{\text {acpk } 1}=V_{\text {acpk } 2}\right)$ is peak ac voltage. The ratio of peak ac voltage and input voltage can be written as

$$
\begin{equation*}
\mathrm{G}=\frac{V_{a c p k}}{V_{i n}}=\frac{1}{2 M} \tag{3.19}
\end{equation*}
$$

The r.m.s. ac output voltage gain is given as $\quad G_{a c}=\frac{1}{M 2 \sqrt{2}}$
From (3.13) and (3.18), the ac output power $\left(P_{a c}\right)$ and dc output power $\left(P_{d c}\right)$ can be deduced as

$$
\begin{align*}
& P_{d c}=\frac{V_{d c}^{2}}{R_{d c}}=\frac{V_{i n}^{2}}{R_{d c}(1-D)^{4}}  \tag{3.20}\\
& P_{a c}=\frac{V_{a c}^{2}}{R_{a c}}=\frac{V_{a c p k}^{2}}{2 R_{a c}}=\frac{M^{2} V_{i n}^{2}}{8 R_{a c}(1-D)^{4}} \tag{3.21}
\end{align*}
$$

From (3.20) and (3.21), it is clear that the value of $P_{d c}$ depends on $D$ only and $P_{a c}$ depends on both $M$ and $D$.

## B. Parallel mode of operation

In this mode the same $V_{d c}$ is appeared across the inverter bridges for symmetrical ac loads and peak ac voltages ( $V_{a c p k 1}$ and $V_{a c p k 2}$ ) will be equal.

$$
\begin{equation*}
V_{a c p k 1}=V_{a c p k 2}=M \times V_{d c}=\frac{M V_{i n}}{(1-D)^{2}} \tag{3.22}
\end{equation*}
$$

Where $V_{a c p k}\left(=V_{a c p k 1}=V_{a c p k 2}\right)$ is peak ac voltage. The ratio of peak ac voltage and input voltage can be written as

$$
\begin{equation*}
\mathrm{G}=\frac{V_{a c p k}}{V_{i n}}=\frac{1}{M} \tag{3.23}
\end{equation*}
$$

The r.m.s. ac output voltage gain is given as $\quad G_{a c}=\frac{1}{M \sqrt{2}}$
From (3.13) and (3.22), the ac output power $\left(P_{a c}\right)$ and dc output power $\left(P_{d c}\right)$ can be deduced as

$$
\begin{align*}
& P_{d c}=\frac{V_{d c}^{2}}{R_{d c}}=\frac{V_{i n}^{2}}{R_{d c}(1-D)^{4}}  \tag{3.24}\\
& P_{a c}=\frac{V_{a c}^{2}}{R_{a c}}=\frac{V_{a c p k}^{2}}{2 R_{a c}}=\frac{M^{2} V_{i n}^{2}}{2 R_{a c}(1-D)^{4}} \tag{3.25}
\end{align*}
$$

From (3.24) and (3.25), it is clear that the value of $P_{d c}$ depends on $D$ only and $P_{a c}$ depends on both $M$ and $D$.

### 3.2.5 Switch Stress and Current Expressions

Voltage stresses of each component in the shoot-through duty interval ( $D T_{s}$ ), and non-shoot-through interval $\left((1-D) T_{s}\right)$ interval are shown in Table 3.1. whereas current expressions of each component of the proposed converter in different states are shown in Table 3.2. Table 3.3 shows the switch current expressions of different inverter bridge switches in different states.

TABLE 3.1
VOLTAGE STRESS OF EACH COMPONENT IN DIFFERENT INTERVAL

| Parameters | Shoot-through state | Non-Shoot-through state |
| :---: | :---: | :---: |
| $V_{L 1}$ | $V_{i n}$ | $\frac{-D V_{i n}}{1-D}$ |
| $V_{L 2}$ | $\frac{V_{i n}}{1-D}$ | $\frac{-D V_{i n}}{(1-D)^{2}}$ |
| $V_{C 1}$ | $\frac{V_{i n}}{1-D}$ | $\frac{V_{i n}}{1-D}$ |
| $V_{C 2}$ | $\frac{V_{i n}}{(1-D)^{2}}$ | $\frac{V_{i n}}{(1-D)^{2}}$ |
| $V_{D a}$ | $\frac{-V_{i n}}{1-D}$ | $\frac{-D V_{i n}}{(1-D)^{2}}$ |
| $V_{D b}$ | $\frac{-V_{i n}}{(1-D)^{2}}$ | 0 |
| $V_{D c}$ | 0 | 0 |
| $V_{S i}$ |  | $\frac{V_{i n}}{(1-D)^{2}}$ |

TABLE 3.2
CURRENT STRESS OF EACH COMPONENT IN DIFFERENT INTERVAL

| Components | Shoot- through state | Non-Shoot through state |
| :---: | :---: | :---: |
| $I_{L 1}$ | $I_{\text {in }}$ | $I_{\text {in }}$ |
| $I_{L 2}$ | $(1-D) I_{\text {in }}$ | $(1-D) I_{\text {in }}$ |
| $I_{C 1}$ | $-(1-D) I_{\text {in }}$ | $D I_{\text {in }}$ |
| $I_{C 2}$ | $-I_{o}$ | $I_{2}-I_{o}-I_{\text {inv }}$ |
| $I_{D a}$ | $I_{\text {in }}$ | 0 |
| $I_{D b}$ | 0 | $I_{\text {in }}$ |
| $I_{D c}$ | 0 | $\frac{I_{d c}}{(1-D)}$ |
| $I_{S i}$ | $I_{i n}$ | 0 |

TABLE 3.3
CURRENT EXPRESSION OF DIFFERENT SWITCHES IN PROPOSED CONVERTER (SERIES MODE)

| Operation <br> Intervals | Conducting <br> Switches | Current expression through switches |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $i_{s 1}$ | $i_{s 2}$ | $i_{s 3}$ | $i_{s 4}$ |
|  | $S_{1}, S_{4}, S_{2}$ | $I_{2}$ | $I_{a c 1}$ | 0 | $I_{2}-I_{a c 1}$ |
|  | $S_{1}, S_{4}, S_{3}$ | $I_{2}+I_{a c 1}$ | 0 | $-I_{a c 1}$ | $I_{2}$ |
|  | $S_{3}, S_{2}, S_{4}$ | 0 | $I_{2}+I_{a c 1}$ | $I_{2}$ | $-I_{a c 1}$ |
|  | $S_{3}, S_{2}, S_{1}$ | $I_{a c 1}$ | $I_{2}$ | $I_{2}-I_{a c 1}$ | 0 |
| Power | $S_{1}, S_{2}$ | $I_{a c 1}$ | $I_{a c 1}$ | 0 | 0 |
| Interval | $S_{3}, S_{4}$ | 0 | 0 | $-I_{a c 1}$ | $-I_{a c 1}$ |
| Zero | $S_{1}, S_{3}$ | $I_{a c 1}$ | 0 | $-I_{a c 1}$ | 0 |
| Interval | $S_{2}, S_{4}$ | 0 | $I_{a c 1}$ | 0 | $-I_{a c 1}$ |



Fig. 3.3. Small signal analysis of proposed multi-output converter (a) Simplifies circuit diagram for proposed converter, (b) Gain and phase plots.

### 3.3 Small Signal Analysis of Proposed Converter

The simplified equivalent circuit of proposed converter is shown in fig. 3.3(a). The small signal ac variation is denoted as $(\sim)$. Lower cases correspond to the instantaneous value, and upper cases correspond to the steady state value. It can be observed from Fig. 3.3(a), that in simplified circuit the inverter switch is represented as a single switch $\left(S_{i}\right)$ with a parallel connection of switch load $R_{i}$. From the state space averaging technique the following differential equations are obtained.

$$
\begin{align*}
& L_{1} \frac{d \tilde{\imath}_{1}}{d t}=\tilde{v}_{i n}-(1-d) \tilde{v}_{C 1}  \tag{3.26}\\
& L_{2} \frac{d \tilde{c}_{2}}{d t}=\tilde{v}_{C 1}-(1-d) \tilde{v}_{C 2}  \tag{3.27}\\
& C_{1} \frac{d \tilde{v}_{C 1}}{d t}=(1-d) \tilde{\imath}_{1}-\tilde{\imath}_{2}  \tag{3.28}\\
& C_{2} \frac{d \tilde{v}_{C 2}}{d t}=(1-d) \tilde{\imath}_{2}-\frac{\tilde{v}_{C 2}}{R_{d c}}-(1-d) \frac{\tilde{v}_{C 2}}{R_{i}} \tag{3.29}
\end{align*}
$$

The $d$ is 1 during shoot-through interval and $d$ is 0 during non-shoot-through interval. After applying perturbation and linearization technique to (3.26) - (3.29), leads to following state space model.

$$
\begin{gather*}
\mathrm{K} \hat{\dot{x}}=\mathrm{A} \hat{x}+\mathrm{B} \hat{v}_{i n}+\left[\left(\mathrm{A}_{1}-\mathrm{A}_{2}\right) \mathrm{X}+\left(\mathrm{B}_{1}-\mathrm{B}_{2}\right) \mathrm{V}_{\mathrm{in}}\right] \hat{d}  \tag{3.30}\\
\hat{\hat{x}}=\left(\mathrm{K}^{-1} \mathrm{~A}\right) \hat{x}+\left(\mathrm{K}^{-1} \mathrm{~B}\right) \hat{v}_{i n}+\mathrm{K}^{-1}\left[\left(\mathrm{~A}_{1}-\mathrm{A}_{2}\right) \mathrm{X}+\left(\mathrm{B}_{1}-\mathrm{B}_{2}\right) \mathrm{V}_{\text {in }}\right] \hat{d} \tag{3.31}
\end{gather*}
$$

Let $\quad S_{1}=\left(K^{-1} A\right) ; S_{2}=\left(K^{-1} B\right) ; S_{3}=K^{-1}\left[\left(A_{1}-A_{2}\right) X+\left(B_{1}-B_{2}\right) V_{\text {in }}\right]$

After simplify (3.31) leads to (3.32)

$$
\begin{equation*}
\widehat{\hat{x}}=\mathrm{S}_{1} \hat{x}+\mathrm{S}_{2} \hat{v}_{\text {in }}+\mathrm{S}_{3} \hat{d} \tag{3.32}
\end{equation*}
$$

$$
\begin{align*}
& \mathrm{K}=\left[\begin{array}{cccc}
\mathrm{L}_{1} & 0 & 0 & 0 \\
0 & \mathrm{~L}_{2} & 0 & 0 \\
0 & 0 & \mathrm{C}_{1} & 0 \\
0 & 0 & 0 & \mathrm{C}_{2}
\end{array}\right] ; \quad \mathrm{A}_{1}=\left[\begin{array}{cccc}
0 & 0 & 0 & 0 \\
0 & 0 & 1 & 0 \\
0 & -1 & 1 & 0 \\
0 & 0 & 0 & -1 / \mathrm{R}_{\mathrm{dc}}
\end{array}\right] ; \\
& \mathrm{A}_{2}=\left[\begin{array}{cccc}
0 & 0 & -1 & 0 \\
0 & 0 & 1 & -1 \\
1 & -1 & 1 & 0 \\
0 & 1 & 0 & -\frac{1}{R_{i}}-\frac{1}{\mathrm{R}_{\mathrm{dc}}}
\end{array}\right] \\
& \mathrm{B}_{1}=\left[\begin{array}{llll}
1 & 0 & 0 & 0
\end{array}\right]^{\mathrm{T}} ; \mathrm{B}_{2}=\left[\begin{array}{llll}
1 & 0 & 0 & 0
\end{array}\right]^{\mathrm{T}} \text {; } \\
& \mathrm{A}_{1}-\mathrm{A}_{2}=\left[\begin{array}{cccc}
0 & 0 & 1 & 0 \\
0 & 0 & 0 & 1 \\
-1 & 0 & 0 & 0 \\
0 & -1 & 0 & 1 / R_{i}
\end{array}\right] \\
& B_{1}-B_{2}=\left[\begin{array}{llll}
0 & 0 & 0 & 0
\end{array}\right]^{T} \\
& \mathrm{~A}=\mathrm{A}_{1} \mathrm{D}+\mathrm{A}_{2}(1-\mathrm{D})=\left[\begin{array}{cccc}
0 & 1 & -(1-D) & 0 \\
0 & 0 & 1 & -(1-D) \\
-(1-D) & -1 & 0 & 0 \\
0 & -(1-D) & 0 & -\frac{(1-D)}{R_{i}}-\frac{1}{\mathrm{R}_{\mathrm{dc}}}
\end{array}\right]  \tag{3.33}\\
& B_{1} D+B_{2}(1-D)=\left[\begin{array}{llll}
1 & 0 & 0 & 0
\end{array}\right]^{T}  \tag{3.34}\\
& \mathrm{X}=\left[\begin{array}{llll}
\mathrm{I}_{1} & \mathrm{I}_{2} & \mathrm{~V}_{\mathrm{C} 1} & \mathrm{~V}_{\mathrm{C} 2}
\end{array}\right]^{\mathrm{T}} ;  \tag{3.35}\\
& \dot{\mathrm{x}}=\frac{\mathrm{d}}{\mathrm{dt}}\left[\begin{array}{llll}
\mathrm{i}_{1} & \mathrm{i}_{2} & \mathrm{v}_{\mathrm{C} 1} & \mathrm{v}_{\mathrm{C} 2}
\end{array}\right]^{\mathrm{T}} \tag{3.36}
\end{align*}
$$

From (3.32), the control to output transfer function for the proposed converter deduced as follows:

$$
\begin{gather*}
\frac{\hat{v}_{o}}{\hat{d}}=\left[\begin{array}{lllll}
0 & 0 & 0 & 1 & 0
\end{array}\right]\left[s I-S_{1}\right]^{-1} S_{3}  \tag{3.37}\\
\frac{\widehat{V}_{0}}{\hat{d}}=\frac{A^{\prime} s^{3}+B^{\prime} s^{2}+C^{\prime} s+D^{\prime}}{A^{\prime \prime} s^{4}+B^{\prime \prime} s^{3}+C^{\prime \prime} s^{2}+D^{\prime \prime} s+E \prime \prime} \tag{3.38}
\end{gather*}
$$

The values of coefficients $A^{\prime}-D^{\prime}$ and $A^{\prime \prime}-E^{\prime \prime}$ of (3.38) are given in the Appendix D. The gain and phase plots of the transfer function (3.38) are shown in Fig. 3.3(b) for the values mentioned in Table 3.4. From Fig. 3.3(b), it can be observed that the bandwidth (gain cross over frequency) of the proposed converter is 764 Hz and the Phase margin of the proposed converter is $3.94^{0}$. This information may be utilized to design the feedback loop for the proposed converters as per load requirement.

TABLE 3.4
LISTS OF PARAMETERS WITH THEIR ATTRIBUTES

| Prototype Specification |  |
| :--- | :--- |
| Parameters | Attributes |
| Inductors | $L_{l}=1183 \mu \mathrm{H}, L_{2}=2023 \mu \mathrm{H}$ |
| Capacitance | $C_{l}=147 \mu \mathrm{~F}, C_{2}=940 \mu \mathrm{~F}$ |
| Carrier Frequency | $f_{t g}=10 \mathrm{kHz}$ |
| Fundamental Frequency | 50 Hz |

### 3.4 Simulation Studies

The proposed quadratic boost derived hybrid multi-output converter topologies are validated with 250 W prototype. Parameters with their attributes are listed in the Table 3.6. The PWM control technique for the proposed multi-output converter is given in Fig. 3.4. Figs. 3.4(a) and (b) shows the simulation results of the gating signal given to the switches of the proposed multi-output converter when $V_{\text {ref }}>0$ and $V_{\text {ref }}<0$, respectively.


Fig. 3.4 Simulation verification of PWM for the proposed hybrid multi-output inverter (a) when $V_{r e f}>0$, (b) when $V_{r e f}<0$.

### 3.4.1 Proposed Converter in Parallel Mode

The proposed concept is verified with simulation for parallel mode of operation $\left(\mathrm{P}_{\mathrm{dc}}\right.$ $=150 \mathrm{~W}$ and $\mathrm{P}_{\mathrm{ac}}=100 \mathrm{~W}$ ). In parallel converter topology, same switch node voltage is appeared across the parallel inverters and current drawn by the inverters are divided according to the ac loads. Steady state simulation results of the proposed converter
considering non-idealities for two parallel ac and one dc outputs for $D=0.4$ and $M=0.5$ are shown in Fig. 3.5. It is observed from Fig. 3.5 that two ac output voltages $\mathrm{V}_{\mathrm{ac} 1}=$ 66.7 V (pk-pk) and $\mathrm{V}_{\mathrm{ac} 2}=66.7 \mathrm{~V}$ (pk-pk) along with dc output voltage $\mathrm{V}_{\mathrm{dc}}=66.7 \mathrm{~V}$ are obtained from the input voltage $\mathrm{V}_{\text {in }}=24 \mathrm{~V}$.


Fig. 3.5. Simulation verification for parallel topology ( $D=0.4$ and $M=0.5$ ).

### 3.4.2 Proposed Converter in Series Mode

In series converter topology, current drawn by the inverters is same and switch node voltage is divided according to the ac loads. Steady state simulation results of the proposed converter for two series ac and one dc outputs for $D=0.4$ and $M=0.5$ are shown in Fig. 3.6. It is observed from Fig. 3.6 that the proposed series mode hybrid converter give two series ac output voltages $\mathrm{V}_{\mathrm{ac} 1}=19.4 \mathrm{~V}$ (pk-pk) and $\mathrm{V}_{\mathrm{ac} 2}=20.5 \mathrm{~V}(\mathrm{pk}-$ pk ) along with dc output voltage $\mathrm{V}_{\mathrm{dc}}=63.6 \mathrm{~V}$ for the input voltage $\mathrm{V}_{\mathrm{in}}=24 \mathrm{~V}$. The, simulation results confirm the steady state behavior of the proposed multi-output series mode topology.


Fig. 3.6. Simulation verification for series topology ( $D=0.4$ and $M=0.5$ ).

### 3.4.3 Dynamic Performance

The dynamic performance of the proposed converters (parallel mode) is validated in closed loop with simulation results. The simulation results of the closed loop dynamic performance are given in Fig. 3.7. The dc output voltage is set as 67 V and both ac output voltages are set equal to 39 V peak for reference signal of 50 Hz . The dc load resistance changes between $30 \Omega$ to $15 \Omega$ and the load current changes between 2.24 A to 4.48 A keeping the ac loads constant. It may be observed from Fig. 3.7(a) and 3.7(b) that for the dc load change, the dc output voltage settles within 40 ms , which shows the dc voltage controller effectiveness. Further, the ac 1 load resistances changes between $20 \Omega$ to $10 \Omega$ (load current 1.94 A (p-p) to 3.54 A (p-p)) keeping dc and ac2 loads constant. It may be observed from the Figs. 3.7(c) and 3.7(d) that ac1 output voltage quickly settles for ac1 load changes, which show effectiveness of ac voltage controller.


Fig. 3.7. Closed loop dynamic response of the proposed concept (a) Step-up change in the dc load current, (b) Step-down change in the dc load current, (c) Step-up change in the ac1 load current, (d) Step-down change in the ac1 load current, (e) Step-up change in the ac2 load current, (f) Step-down change in the ac2 load current.

In the same manner, the ac2 load resistance changes between $20 \Omega$ to $10 \Omega$ keeping dc and ac1 loads constant. It is clear from Fig. 3.7(e) and 3.7(f) that ac2 output voltage quickly settles for ac2 load changes. The results shown in Fig. 3.7 validate the effectiveness of ac and dc voltage controller.

### 3.5 Conclusion

The proposed converters are derived by replacing the main switch of the quadratic boost converter with n - number of H Bridge inverters connected either in series or parallel. The topology which is developed from n -series connected H -bridges give series mode of the proposed converter and it is capable of giving n -number of ac outputs with variable voltages and same currents (to all the ac loads) along with one dc output. Steady state, small signal modeling and dynamic modeling have been carried out for analyzing the behavior of the proposed hybrid converter for two ac and one dc outputs. Simulation studies are performed to test the proposed parallel and series mode topologies for two ac outputs and single dc output.

