

## LIST OF FIGURES

---

<b>Figure 1.1:</b>	Classification of thin film deposition techniques.	<b>9</b>
<b>Figure 1.2:</b>	Schematic diagram of EBE system and process.	<b>12</b>
<b>Figure 1.3:</b>	SG process with its various transformations possible [Internet resource (IR3)].	<b>12</b>
<b>Figure 1.4:</b>	Types of semiconductor heterojunctions on the basis of energy band alignment: (a) Straddling gap or Type I, (b) Staggered gap or Type II, and (c) Broken gap or Type III.	<b>19</b>
<b>Figure 1.5:</b>	Types of heterojunctions on the basis of conductivity: (a-b) isotype heterojunctions, (c-e) anisotype heterojunctions.	<b>21</b>
<b>Figure 1.6:</b>	Energy band diagrams of p-Si and n-TiO <sub>2</sub> before (a) and after (b) junction formation at equilibrium.	<b>23</b>
<b>Figure 2.1:</b>	Flowchart of the experimental procedure.	<b>55</b>
<b>Figure 2.2:</b>	A simple flow chart to demonstrate the Sol-gel synthesis process.	<b>58</b>
<b>Figure 2.3:</b>	Schematic diagram of the fabrication steps used for the preparation of p-Si/n-TiO <sub>2</sub> TF heterojunction diodes.	<b>62</b>
<b>Figure 2.4:</b>	Transmission Electron Microscopy (TEM) image of as-grown TiO <sub>2</sub> anatase nanoparticles.	<b>65</b>
<b>Figure 2.5:</b>	Selected Area Electron Diffraction (SAED) pattern of as-grown TiO <sub>2</sub> nanoparticles.	<b>65</b>
<b>Figure 2.6:</b>	EDX/EDS spectra of as prepared TiO <sub>2</sub> nanoparticles on Cu TEM grid. Inset table illustrates the details of respective elements present.	<b>66</b>
<b>Figure 2.7:</b>	(a) 2D (b) 3D AFM image of the n-TiO <sub>2</sub> TF on p-Si substrate deposited using EBE method; (c) 2D (d) 3D AFM image of the n-TiO <sub>2</sub> TF on p-Si substrate deposited using SG method.	<b>67</b>
<b>Figure 2.8:</b>	SEM images of n-TiO <sub>2</sub> TFs grown via (a) EBE method, and (b) SG method.	<b>69</b>
<b>Figure 2.9:</b>	HRSEM images of n-TiO <sub>2</sub> TFs deposited via (a) EBE method, and (b) SG method.	<b>69</b>
<b>Figure 2.10:</b>	Typical XRD pattern of n-TiO <sub>2</sub> TFs on p-Si substrate for: (a) EBE method, (b) SG method.	<b>71</b>
<b>Figure 2.11:</b>	EDS spectra of as grown n-TiO <sub>2</sub> TFs on p-Si substrate for: (a) EBE method, (b) SG method. Inset table illustrates the details of respective elements present.	<b>72</b>
<b>Figure 2.12:</b>	For EBE derived TiO <sub>2</sub> TF, comparative experimental and theoretical estimated plots of (a) Reflectance spectra, (b) Transmittance spectra.	<b>75</b>
<b>Figure 2.13:</b>	For SG derived TiO <sub>2</sub> TF, comparative experimental and theoretical estimated plots of (a) Reflectance spectra, (b) Transmittance spectra.	<b>75</b>
<b>Figure 2.14:</b>	UV-Vis absorption spectra for EBE and SG deposited n-TiO <sub>2</sub> TFs on glass substrate.	<b>77</b>

<b>Figure 2.15:</b>	$(\alpha h\nu)^2$ vs. Energy ( $h\nu$ ) spectra for EBE and SG deposited n-TiO <sub>2</sub> TFs on glass substrate.	<b>77</b>
<b>Figure 2.16:</b>	Room temperature PL Emission Spectra for the as deposited EBE and SG derived n-TiO <sub>2</sub> TFs. The excitation wavelength considered for this measurement is 250 nm.	<b>79</b>
<b>Figure 2.17:</b>	Room temperature PL Emission Spectra for EBE derived n-TiO <sub>2</sub> TF at different excitation wavelengths.	<b>79</b>
<b>Figure 2.18:</b>	Hall effect measurement setup for n-TiO <sub>2</sub> TFs.	<b>81</b>
<b>Figure 2.19:</b>	Schematic diagram of bulk p-Si/n-TiO <sub>2</sub> heterojunction diode.	<b>82</b>
<b>Figure 2.20:</b>	Electrical I-V characteristics for ohmic contact formation on TiO <sub>2</sub> TF. Inset figure (a) illustrates the schematic diagram of its respective device structure and (b) demonstrates its semi-log I-V plot.	<b>83</b>
<b>Figure 2.21:</b>	Electrical I-V characteristics for ohmic contact formation on non-polished side of Si substrate. Inset figure (a) illustrates the schematic diagram of its respective device structure and (b) demonstrates its semi-log I-V plot.	<b>84</b>
<b>Figure 2.22:</b>	Forward bias C-V characteristics for n-TiO <sub>2</sub> /p-Si heterojunction diode fabricated using EBE method. The inset figure illustrates its respective $A^2/C^2$ versus V plot.	<b>85</b>
<b>Figure 2.23:</b>	Reverse bias C-V characteristics for n-TiO <sub>2</sub> /p-Si heterojunction diode fabricated using SG method. The inset figure illustrates its respective $A^2/C^2$ versus V plot.	<b>86</b>
<b>Figure 2.24:</b>	Comparative $\ln J - V$ characteristics of n-TiO <sub>2</sub> /p-Si TF heterojunction diode under dark environment. The inset shows the schematic diagram of the Al/Ti/n-TiO <sub>2</sub> /p-Si/Ti/Al device structure.	<b>88</b>
<b>Figure 2.25:</b>	Comparative plot of rectification ratio versus respective bias voltage for the EBE and SG derived diodes.	<b>89</b>
<b>Figure 2.26:</b>	Comparative $\ln J - V$ characteristics of n-TiO <sub>2</sub> /p-Si heterojunction photodiodes under dark and UV environment for the EBE and SG derived TFs.	<b>92</b>
<b>Figure 2.27:</b>	Comparative plot of contrast ratio versus bias voltage for the EBE and SG derived photodiodes.	<b>92</b>
<b>Figure 2.28:</b>	Current vs Time characteristics of the heterojunction PDs under dark and UV environment for (a) EBE and (b) SG derived TFs.	<b>95</b>
<b>Figure 2.29:</b>	Schematic energy-band diagrams of p-Si/n-TiO <sub>2</sub> heterojunction diode under UV illumination using Anderson's model.	<b>97</b>
<b>Figure 3.1:</b>	Measured temperature-dependent semi-logarithmic I-V characteristics over 303–453 K temperature range of the p-Si/n-TiO <sub>2</sub> heterojunction diodes fabricated by using (a) SG method (b) EBE method.	<b>104</b>
<b>Figure 3.2:</b>	Variation of the ideality factor with temperature for both the devices fabricated using EBE and SG methods.	<b>106</b>
<b>Figure 3.3:</b>	Variation of the barrier height with temperature for both the devices	<b>107</b>

	fabricated using EBE and SG methods.	
<b>Figure 3.4:</b>	Variation of Reverse saturation current ( $I_0$ ) with temperature for both the devices fabricated using EBE and SG methods.	<b>108</b>
<b>Figure 3.5:</b>	Variation of barrier height with ideality factor in the temperature range $\sim 300$ to $453$ K for both devices fabricated using EBE and SG methods.	<b>109</b>
<b>Figure 3.6:</b>	Typical $\ln(I_0/T^2)$ versus $q/kT$ plot (i.e. Richardson plot) without taking the barrier inhomogeneity effects into consideration for both the devices fabricated using EBE and SG methods.	<b>111</b>
<b>Figure 3.7:</b>	Barrier height $\{ \phi_{B, \text{eff}}(T) \}$ variation with $q/2kT$ for both the devices fabricated using EBE and SG methods. The black straight line represents least-squares fit of the experimental data.	<b>114</b>
<b>Figure 3.8:</b>	$(\eta^{-1}(T) - 1)$ variation with $q/2kT$ for both the devices fabricated using EBE and SG methods. The black straight line represents least-squares fit of the experimental data.	<b>114</b>
<b>Figure 3.9:</b>	Modified Richardson plot (considering BHI) with its linear fit for p-Si/n-TiO <sub>2</sub> TF heterojunction diodes fabricated using EBE and SG methods.	<b>116</b>
<b>Figure 4.1:</b>	Layout of the fabrication steps for p-SiNWs/n-TiO <sub>2</sub> Core-Shell heterojunction diodes.	<b>121</b>
<b>Figure 4.2:</b>	Flowchart for the Growth of Silicon Nanowires.	<b>123</b>
<b>Figure 4.3:</b>	Schematic illustration of possible mechanism for the growth of SiNWs arrays.	<b>126</b>
<b>Figure 4.4:</b>	Flow chart for the Al/Ti/p-SiNWs/n-TiO <sub>2</sub> /Ti/Al heterojunction diode fabrication.	<b>130</b>
<b>Figure 4.5:</b>	(a) HRSEM 2D images of the p-SiNW arrays observed from the (a) Top surface (b) inclination angle of $\sim 70$ degree.	<b>131</b>
<b>Figure 4.6:</b>	(a) 2D and (b) 3D AFM images of as-grown SiNWs synthesized using two-step EMDE Technique.	<b>132</b>
<b>Figure 4.7:</b>	EDS spectra of p-SiNW arrays. Inset table illustrates the detail of element present.	<b>133</b>
<b>Figure 4.8:</b>	XRD spectra of as-fabricated p-SiNW arrays.	<b>134</b>
<b>Figure 4.9:</b>	Optical Reflectance Spectra of (a) pristine Si wafer (b) as-fabricated p-SiNWs.	<b>135</b>
<b>Figure 4.10:</b>	Raman spectra of as-prepared SiNW sample.	<b>136</b>
<b>Figure 4.11:</b>	Top surface SEM image of TiO <sub>2</sub> capped p-SiNW arrays grown by EBE method.	<b>137</b>
<b>Figure 4.12:</b>	Top surface SEM image of TiO <sub>2</sub> capped p-SiNW arrays grown by SG method.	<b>138</b>
<b>Figure 4.13:</b>	(a) 2D (b) 3D AFM image of the TiO <sub>2</sub> capped p-SiNW arrays grown by EBE method.	<b>139</b>
<b>Figure 4.14:</b>	(a) 2D (b) 3D AFM image of the TiO <sub>2</sub> capped p-SiNW arrays grown by SG method.	<b>139</b>

<b>Figure 4.15:</b>	EDS spectra of the TiO <sub>2</sub> capped p-SiNW arrays prepared by (a) EBE method (b) SG method. Inset tables illustrate the details of the elements present.	<b>140</b>
<b>Figure 4.16:</b>	$\theta$ -2 $\theta$ XRD spectrum of as-prepared n-TiO <sub>2</sub> film on p-SiNW arrays for the EBE derived sample.	<b>142</b>
<b>Figure 4.17:</b>	Williamson–Hall plot for TiO <sub>2</sub> deposited onto SiNW arrays by EBE method. The red straight line represents the linear fitting of the experimental data.	<b>143</b>
<b>Figure 4.18:</b>	$\theta$ -2 $\theta$ XRD spectrum of n-TiO <sub>2</sub> film on p-SiNW arrays for the SG derived sample.	<b>145</b>
<b>Figure 4.19:</b>	Williamson–Hall plot for TiO <sub>2</sub> deposited onto SiNW arrays by SG method. The red straight line represents the linear fitting of the experimental data.	<b>146</b>
<b>Figure 4.20:</b>	Comparative Raman spectra of the TiO <sub>2</sub> capped p-SiNW arrays prepared by EBE and SG methods.	<b>148</b>
<b>Figure 4.21:</b>	Room temperature Photoluminescence spectra of as-grown p-SiNWs/n-TiO <sub>2</sub> samples prepared by using EBE and SG methods.	<b>149</b>
<b>Figure 4.22:</b>	Schematic diagram of Al/Ti/p-SiNWs/TiO <sub>2</sub> /Ti/Al heterojunction diode prepared by using EBE and SG methods.	<b>150</b>
<b>Figure 4.23:</b>	C–V characteristics for n-TiO <sub>2</sub> /p-SiNWs heterojunction diode fabricated using EBE method. The inset figure illustrates its respective A <sup>2</sup> /C <sup>2</sup> versus V plot.	<b>151</b>
<b>Figure 4.24:</b>	C–V characteristics for n-TiO <sub>2</sub> /p-SiNWs heterojunction diode fabricated using SG method. The inset figure illustrates its respective A <sup>2</sup> /C <sup>2</sup> versus V plot.	<b>152</b>
<b>Figure 4.25:</b>	Semi-logarithmic room temperature I-V characteristics for the EBE and SG p-SiNW/n-TiO <sub>2</sub> heterojunction diodes under dark environment.	<b>153</b>
<b>Figure 4.26:</b>	Comparative variation of the rectification ratio with respect to the bias voltage for p-SiNWs/n-TiO <sub>2</sub> Heterojunction Diodes under consideration.	<b>154</b>
<b>Figure 4.27:</b>	Comparative, $\ln J - V$ characteristics of the p-SiNW/n-TiO <sub>2</sub> heterojunction UV photodiodes prepared by using EBE and SG methods.	<b>156</b>
<b>Figure 4.28:</b>	Comparative variation of the contrast ratio with respect to applied bias voltage for the p-SiNWs/n-TiO <sub>2</sub> Heterojunction Diodes under consideration.	<b>157</b>
<b>Figure 4.29:</b>	Current vs Time characteristics of the heterojunction PDs under dark and UV environment for (a) EBE and (b) SG derived TFs.	<b>162</b>
<b>Figure 4.30:</b>	Energy band diagram of p-Si and n-TiO <sub>2</sub> heterojunction (a) in equilibrium and under dark condition, (b) at zero bias and under UV light, (c) forward biased and under UV light, (d) reverse biased and under UV light.	<b>163</b>