LIST OF FIGURES

Figure 1.1:	Classification of thin film deposition techniques.	9
Figure 1.2:	Schematic diagram of EBE system and process.	12
Figure 1.3:	SG process with its various transformations possible [Internet resource (IR3)].	12
Figure 1.4:	Types of semiconductor heterojunctions on the basis of energy band alignment: (a) Straddling gap or Type I, (b) Staggered gap or Type II, and (c) Broken gap or Type III.	19
Figure 1.5:	Types of heterojunctions on the basis of conductivity: (a-b) isotype heterojunctions, (c-e) anisotype heterojunctions.	21
Figure 1.6:	Energy band diagrams of p-Si and $n-TiO_2$ before (a) and after (b) junction formation at equilibrium.	23
Figure 2.1:	Flowchart of the experimental procedure.	55
Figure 2.2:	A simple flow chart to demonstrate the Sol-gel synthesis process.	58
Figure 2.3:	Schematic diagram of the fabrication steps used for the preparation of $p-Si/n-TiO_2$ TF heterojunction diodes.	62
Figure 2.4:	Transmission Electron Microscopy (TEM) image of as-grown TiO ₂ anatase nanoparticles.	65
Figure 2.5:	Selected Area Electron Diffraction (SAED) pattern of as-grown TiO ₂ nanoparticles.	65
Figure 2.6:	EDX/EDS spectra of as prepared TiO ₂ nanoparticles on Cu TEM grid. Inset table illustrates the details of respective elements present.	66
Figure 2.7:	(a) 2D (b) 3D AFM image of the n-TiO ₂ TF on p-Si substrate deposited using EBE method; (c) 2D (d) 3D AFM image of the n-TiO ₂ TF on p-Si substrate deposited using SG method.	67
Figure 2.8:	SEM images of $n-TiO_2$ TFs grown via (a) EBE method, and (b) SG method.	69
Figure 2.9:	HRSEM images of $n-TiO_2$ TFs deposited via (a) EBE method, and (b) SG method.	69
Figure 2.10:	Typical XRD pattern of $n-TiO_2$ TFs on p-Si substrate for: (a) EBE method, (b) SG method.	71
Figure 2.11:	EDS spectra of as grown n-TiO ₂ TFs on p-Si substrate for: (a) EBE method, (b) SG method. Inset table illustrates the details of respective elements present.	72
Figure 2.12:	For EBE derived TiO_2 TF, comparative experimental and theoretical estimated plots of (a) Reflectance spectra, (b) Transmittance spectra.	75
Figure 2.13:	For SG derived TiO_2 TF, comparative experimental and theoretical estimated plots of (a) Reflectance spectra, (b) Transmittance spectra.	75
Figure 2.14:	UV-Vis absorption spectra for EBE and SG deposited $n-TiO_2$ TFs on glass substrate.	77

Figure 2.15:	$(\alpha h \upsilon)^2$ vs. Energy $(h \upsilon)$ spectra for EBE and SG deposited n-TiO ₂	77
	TFs on glass substrate.	
Figure 2.16:	Room temperature PL Emission Spectra for the as deposited EBE and SG derived n-TiO ₂ TFs. The excitation wavelength considered for this measurement is 250 nm	79
Figure 2.17:	Room temperature PL Emission Spectra for EBE derived $n-TiO_2$ TF	79
0	at different excitation wavelengths.	
Figure 2.18:	Hall effect measurement setup for n-TiO ₂ TFs.	81
Figure 2.19:	Schematic diagram of bulk $p-Si/n-TiO_2$ heterojunction diode.	82
Figure 2.20:	Electrical I-V characteristics for ohmic contact formation on TiO_2 TF. Inset figure (a) illustrates the schematic diagram of its respective	83
Figure 2.21:	Electrical I-V characteristics for ohmic contact formation on non- polished side of Si substrate. Inset figure (a) illustrates the schematic diagram of its respective device structure and (b) demonstrates its	84
	semi-log I-V plot.	
Figure 2.22:	Forward bias C-V characteristics for n-TiO ₂ /p-Si heterojunction diode fabricated using EBE method. The inset figure illustrates its respective A^2/C^2 versus V plot	85
Figure 2.23:	Reverse bias C-V characteristics for n-TiO ₂ /p-Si heterojunction diode fabricated using SG method. The inset figure illustrates its respective	86
	A^2/C^2 versus V plot.	
Figure 2.24:	Comparative $\ln J - V$ characteristics of n-TiO ₂ /p-Si TF heterojunction diode under dark environment. The inset shows the schematic diagram of the Al/Ti/n-TiO ₂ /p-Si/Ti/Al device structure.	88
Figure 2.25:	Comparative plot of rectification ratio versus respective bias voltage for the EBE and SG derived diodes.	89
Figure 2.26:	Comparative $\ln J - V$ characteristics of n-TiO ₂ /p-Si heterojunction photodiodes under dark and UV environment for the EBE and SG derived TFs.	92
Figure 2.27:	Comparative plot of contrast ratio versus bias voltage for the EBE and SG derived photodiodes.	92
Figure 2.28:	Current vs Time characteristics of the heterojunction PDs under dark and UV environment for (a) EBE and (b) SG derived TFs.	95
Figure 2.29:	Schematic energy-band diagrams of p-Si/n-TiO ₂ heterojunction diode under UV illumination using Anderson's model.	97
Figure 3.1:	Measured temperature-dependent semi-logarithmic I-V characteristics over 303–453 K temperature range of the p-Si/n-TiO ₂ heterojunction diodes fabricated by using (a) SG method (b) EBE method.	104
Figure 3.2:	Variation of the ideality factor with temperature for both the devices fabricated using EBE and SG methods.	106
Figure 3.3:	Variation of the barrier height with temperature for both the devices	107

123

134

fabricated using EBE and SG methods.

- Figure 3.4: Variation of Reverse saturation current (I_0) with temperature for both 108 the devices fabricated using EBE and SG methods.
- Figure 3.5: Variation of barrier height with ideality factor in the temperature 109 range ~300 to 453 K for both devices fabricated using EBE and SG methods.
- **Figure 3.6:** Typical ln (I_0/T^2) versus q/kT plot (i.e. Richardson plot) without **111** taking the barrier inhomogeneity effects into consideration for both the devices fabricated using EBE and SG methods.
- **Figure 3.7:** Barrier height { $\phi_{B, \text{ eff}}(T)$ } variation with q/2kT for both the devices 114 fabricated using EBE and SG methods. The black straight line represents least-squares fit of the experimental data.
- **Figure 3.8:** $(\eta^{-1}(T) 1)$ variation with q/2kT for both the devices fabricated using **114** EBE and SG methods. The black straight line represents least-squares fit of the experimental data.
- Figure 3.9: Modified Richardson plot (considering BHI) with its linear fit for p- 116 Si/n-TiO₂ TF heterojunction diodes fabricated using EBE and SG methods.
- **Figure 4.1:** Layout of the fabrication steps for p-SiNWs/n-TiO₂ Core-Shell **121** heterojunction diodes.
- Figure 4.2: Flowchart for the Growth of Silicon Nanowires.
- Figure 4.3: Schematic illustration of possible mechanism for the growth of 126 SiNWs arrays.
- **Figure 4.4:** Flow chart for the Al/Ti/p-SiNWs/n-TiO₂/Ti/Al heterojunction diode **130** fabrication.
- Figure 4.5:(a) HRSEM 2D images of the p-SiNW arrays observed from the (a)131Top surface (b) inclination angle of ~70 degree.
- Figure 4.6: (a) 2D and (b) 3D AFM images of as-grown SiNWs synthesized 132 using two-step EMDE Technique.
- Figure 4.7: EDS spectra of p-SiNW arrays. Inset table illustrates the detail of 133 element present.
- Figure 4.8:XRD spectra of as-fabricated p-SiNW arrays.
- Figure 4.9: Optical Reflectance Spectra of (a) pristine Si wafer (b) as-fabricated 135 p-SiNWs.
- Figure 4.10:Raman spectra of as-prepared SiNW sample.136
- Figure 4.11: Top surface SEM image of TiO₂ capped p-SiNW arrays grown by 137 EBE method.
- **Figure 4.12:** Top surface SEM image of TiO₂ capped p-SiNW arrays grown by SG **138** method.
- **Figure 4.13:** (a) 2D (b) 3D AFM image of the TiO₂ capped p-SiNW arrays grown **139** by EBE method.
- **Figure 4.14:** (a) 2D (b) 3D AFM image of the TiO₂ capped p-SiNW arrays grown **139** by SG method.

- Figure 4.15: EDS spectra of the TiO_2 capped p-SiNW arrays prepared by (a) EBE 140 method (b) SG method. Inset tables illustrate the details of the elements present.
- **Figure 4.16:** θ -2 θ XRD spectrum of as-prepared n-TiO₂ film on p-SiNW arrays **142** for the EBE derived sample.
- Figure 4.17: Williamson–Hall plot for TiO₂ deposited onto SiNW arrays by EBE 143 method. The red straight line represents the linear fitting of the experimental data.
- **Figure 4.18:** θ -2 θ XRD spectrum of n-TiO₂ film on p-SiNW arrays for the SG **145** derived sample.
- Figure 4.19: Williamson–Hall plot for TiO_2 deposited onto SiNW arrays by SG 146 method. The red straight line represents the linear fitting of the experimental data.
- **Figure 4.20:** Comparative Raman spectra of the TiO₂ capped p-SiNW arrays **148** prepared by EBE and SG methods.
- **Figure 4.21:** Room temperature Photoluminescence spectra of as-grown p- **149** SiNWs/n-TiO₂ samples prepared by using EBE and SG methods.
- **Figure 4.22:** Schematic diagram of Al/Ti/p-SiNWs/TiO₂/Ti/Al heterojunction **150** diode prepared by using EBE and SG methods.
- Figure 4.23: C–V characteristics for n-TiO₂/p-SiNWs heterojunction diode 151 fabricated using EBE method. The inset figure illustrates its respective A^2/C^2 versus V plot.
- Figure 4.24: C–V characteristics for n-TiO₂/p-SiNWs heterojunction diode 152 fabricated using SG method. The inset figure illustrates its respective A^2/C^2 versus V plot.
- Figure 4.25: Semi-logarithmic room temperature I-V characteristics for the EBE 153 and SG p-SiNW/n-TiO₂ heterojunction diodes under dark environment.
- Figure 4.26: Comparative variation of the rectification ratio with respect to the 154 bias voltage for p-SiNWs/n-TiO₂ Heterojunction Diodes under consideration.
- Figure 4.27: Comparative, $\ln J V$ characteristics of the p-SiNW/n-TiO₂ 156 heterojunction UV photodiodes prepared by using EBE and SG methods.
- Figure 4.28: Comparative variation of the contrast ratio with respect to applied 157 bias voltage for the p-SiNWs/n-TiO₂ Heterojunction Diodes under consideration.
- **Figure 4.29:** Current vs Time characteristics of the heterojunction PDs under dark **162** and UV environment for (a) EBE and (b) SG derived TFs.
- Figure 4.30: Energy band diagram of p-Si and n-TiO₂ heterojunction (a) in 163 equilibrium and under dark condition, (b) at zero bias and under UV light, (c) forward biased and under UV light, (d) reverse biased and under UV light.