LIST OF FIGURES

Figure 1.1:	Classification of thin film deposition techniques.	**9**
Figure 1.2:	Schematic diagram of EBE system and process.	**12**
Figure 1.3:	SG process with its various transformations possible [Internet resource (IR3)].	**12**
Figure 1.4:	Types of semiconductor heterojunctions on the basis of energy band alignment: (a) Straddling gap or Type I, (b) Staggered gap or Type II, and (c) Broken gap or Type III.	**19**
Figure 1.5:	Types of heterojunctions on the basis of conductivity: (a-b) isotype heterojunctions, (c-e) anisotype heterojunctions.	**21**
Figure 1.6:	Energy band diagrams of p-Si and n-TiO_2 before (a) and after (b) junction formation at equilibrium.	**23**
Figure 2.1:	Flowchart of the experimental procedure.	**55**
Figure 2.2:	A simple flow chart to demonstrate the Sol-gel synthesis process.	**58**
Figure 2.3:	Schematic diagram of the fabrication steps used for the preparation of p-Si/n-TiO_2 TF heterojunction diodes.	**62**
Figure 2.4:	Transmission Electron Microscopy (TEM) image of as-grown TiO_2 anatase nanoparticles.	**65**
Figure 2.5:	Selected Area Electron Diffraction (SAED) pattern of as-grown TiO_2 nanoparticles.	**65**
Figure 2.6:	EDX/EDS spectra of as prepared TiO_2 nanoparticles on Cu TEM grid. Inset table illustrates the details of respective elements present.	**66**
Figure 2.7:	(a) 2D (b) 3D AFM image of the n-TiO_2 TF on p-Si substrate deposited using EBE method; (c) 2D (d) 3D AFM image of the n-TiO_2 TF on p-Si substrate deposited using SG method.	**67**
Figure 2.8:	SEM images of n-TiO_2 TFs grown via (a) EBE method, and (b) SG method.	**69**
Figure 2.9:	HRSEM images of n-TiO_2 TFs deposited via (a) EBE method, and (b) SG method.	**69**
Figure 2.10:	Typical XRD pattern of n-TiO_2 TFs on p-Si substrate for: (a) EBE method, (b) SG method.	**71**
Figure 2.11:	EDS spectra of as grown n-TiO_2 TFs on p-Si substrate for: (a) EBE method, (b) SG method. Inset table illustrates the details of respective elements present.	**72**
Figure 2.12:	For EBE derived TiO_2 TF, comparative experimental and theoretical estimated plots of (a) Reflectance spectra, (b) Transmittance spectra.	**75**
Figure 2.13:	For SG derived TiO_2 TF, comparative experimental and theoretical estimated plots of (a) Reflectance spectra, (b) Transmittance spectra.	**75**
Figure 2.14:	UV-Vis absorption spectra for EBE and SG deposited n-TiO_2 TFs on glass substrate.	**77**

Figure 2.15: $(\alpha h\upsilon)^2$ vs. Energy $(h\upsilon)$ spectra for EBE and SG deposited n-TiO_2 TFs on glass substrate. **77**

Figure 2.16: Room temperature PL Emission Spectra for the as deposited EBE and SG derived n-TiO_2 TFs. The excitation wavelength considered for this measurement is 250 nm. **79**

Figure 2.17: Room temperature PL Emission Spectra for EBE derived n-TiO_2 TF at different excitation wavelengths. **79**

Figure 2.18: Hall effect measurement setup for n-TiO_2 TFs. **81**

Figure 2.19: Schematic diagram of bulk p-Si/n-TiO_2 heterojunction diode. **82**

Figure 2.20: Electrical I-V characteristics for ohmic contact formation on TiO_2 TF. Inset figure (a) illustrates the schematic diagram of its respective device structure and (b) demonstrates its semi-log I-V plot. **83**

Figure 2.21: Electrical I-V characteristics for ohmic contact formation on non-polished side of Si substrate. Inset figure (a) illustrates the schematic diagram of its respective device structure and (b) demonstrates its semi-log I-V plot. **84**

Figure 2.22: Forward bias C-V characteristics for n-TiO_2/p-Si heterojunction diode fabricated using EBE method. The inset figure illustrates its respective A^2/C^2 versus V plot. **85**

Figure 2.23: Reverse bias C-V characteristics for n-TiO_2/p-Si heterojunction diode fabricated using SG method. The inset figure illustrates its respective A^2/C^2 versus V plot. **86**

Figure 2.24: Comparative $\ln J - V$ characteristics of n-TiO_2/p-Si TF heterojunction diode under dark environment. The inset shows the schematic diagram of the Al/Ti/n-TiO_2/p-Si/Ti/Al device structure. **88**

Figure 2.25: Comparative plot of rectification ratio versus respective bias voltage for the EBE and SG derived diodes. **89**

Figure 2.26: Comparative $\ln J - V$ characteristics of n-TiO_2/p-Si heterojunction photodiodes under dark and UV environment for the EBE and SG derived TFs. **92**

Figure 2.27: Comparative plot of contrast ratio versus bias voltage for the EBE and SG derived photodiodes. **92**

Figure 2.28: Current vs Time characteristics of the heterojunction PDs under dark and UV environment for (a) EBE and (b) SG derived TFs. **95**

Figure 2.29: Schematic energy-band diagrams of p-Si/n-TiO_2 heterojunction diode under UV illumination using Anderson's model. **97**

Figure 3.1: Measured temperature-dependent semi-logarithmic I-V characteristics over 303–453 K temperature range of the p-Si/n-TiO_2 heterojunction diodes fabricated by using (a) SG method (b) EBE method. **104**

Figure 3.2: Variation of the ideality factor with temperature for both the devices fabricated using EBE and SG methods. **106**

Figure 3.3: Variation of the barrier height with temperature for both the devices **107**

fabricated using EBE and SG methods.

Figure 3.4: Variation of Reverse saturation current (I_0) with temperature for both the devices fabricated using EBE and SG methods. **108**

Figure 3.5: Variation of barrier height with ideality factor in the temperature range ~300 to 453 K for both devices fabricated using EBE and SG methods. **109**

Figure 3.6: Typical $ln\ (I_0/T^2)$ versus q/kT plot (i.e. Richardson plot) without taking the barrier inhomogeneity effects into consideration for both the devices fabricated using EBE and SG methods. **111**

Figure 3.7: Barrier height $\{\phi_{B,\,\mathrm{eff}}\ (T)\}$ variation with $q/2kT$ for both the devices fabricated using EBE and SG methods. The black straight line represents least-squares fit of the experimental data. **114**

Figure 3.8: $(\eta^{-1}\ (T) - 1)$ variation with $q/2kT$ for both the devices fabricated using EBE and SG methods. The black straight line represents least-squares fit of the experimental data. **114**

Figure 3.9: Modified Richardson plot (considering BHI) with its linear fit for p-Si/n-TiO_2 TF heterojunction diodes fabricated using EBE and SG methods. **116**

Figure 4.1: Layout of the fabrication steps for p-SiNWs/n-TiO_2 Core-Shell heterojunction diodes. **121**

Figure 4.2: Flowchart for the Growth of Silicon Nanowires. **123**

Figure 4.3: Schematic illustration of possible mechanism for the growth of SiNWs arrays. **126**

Figure 4.4: Flow chart for the Al/Ti/p-SiNWs/n-TiO_2/Ti/Al heterojunction diode fabrication. **130**

Figure 4.5: (a) HRSEM 2D images of the p-SiNW arrays observed from the (a) Top surface (b) inclination angle of ~70 degree. **131**

Figure 4.6: (a) 2D and (b) 3D AFM images of as-grown SiNWs synthesized using two-step EMDE Technique. **132**

Figure 4.7: EDS spectra of p-SiNW arrays. Inset table illustrates the detail of element present. **133**

Figure 4.8: XRD spectra of as-fabricated p-SiNW arrays. **134**

Figure 4.9: Optical Reflectance Spectra of (a) pristine Si wafer (b) as-fabricated p-SiNWs. **135**

Figure 4.10: Raman spectra of as-prepared SiNW sample. **136**

Figure 4.11: Top surface SEM image of TiO_2 capped p-SiNW arrays grown by EBE method. **137**

Figure 4.12: Top surface SEM image of TiO_2 capped p-SiNW arrays grown by SG method. **138**

Figure 4.13: (a) 2D (b) 3D AFM image of the TiO_2 capped p-SiNW arrays grown by EBE method. **139**

Figure 4.14: (a) 2D (b) 3D AFM image of the TiO_2 capped p-SiNW arrays grown by SG method. **139**

Figure 4.15: EDS spectra of the TiO_2 capped p-SiNW arrays prepared by (a) EBE method (b) SG method. Inset tables illustrate the details of the elements present. **140**

Figure 4.16: θ-2θ XRD spectrum of as-prepared n-TiO_2 film on p-SiNW arrays for the EBE derived sample. **142**

Figure 4.17: Williamson–Hall plot for TiO_2 deposited onto SiNW arrays by EBE method. The red straight line represents the linear fitting of the experimental data. **143**

Figure 4.18: θ-2θ XRD spectrum of n-TiO_2 film on p-SiNW arrays for the SG derived sample. **145**

Figure 4.19: Williamson–Hall plot for TiO_2 deposited onto SiNW arrays by SG method. The red straight line represents the linear fitting of the experimental data. **146**

Figure 4.20: Comparative Raman spectra of the TiO_2 capped p-SiNW arrays prepared by EBE and SG methods. **148**

Figure 4.21: Room temperature Photoluminescence spectra of as-grown p-SiNWs/n-TiO_2 samples prepared by using EBE and SG methods. **149**

Figure 4.22: Schematic diagram of Al/Ti/p-SiNWs/TiO_2/Ti/Al heterojunction diode prepared by using EBE and SG methods. **150**

Figure 4.23: C–V characteristics for n-TiO_2/p-SiNWs heterojunction diode fabricated using EBE method. The inset figure illustrates its respective A^2/C^2 versus V plot. **151**

Figure 4.24: C–V characteristics for n-TiO_2/p-SiNWs heterojunction diode fabricated using SG method. The inset figure illustrates its respective A^2/C^2 versus V plot. **152**

Figure 4.25: Semi-logarithmic room temperature I-V characteristics for the EBE and SG p-SiNW/n-TiO_2 heterojunction diodes under dark environment. **153**

Figure 4.26: Comparative variation of the rectification ratio with respect to the bias voltage for p-SiNWs/n-TiO_2 Heterojunction Diodes under consideration. **154**

Figure 4.27: Comparative, $\ln J - V$ characteristics of the p-SiNW/n-TiO_2 heterojunction UV photodiodes prepared by using EBE and SG methods. **156**

Figure 4.28: Comparative variation of the contrast ratio with respect to applied bias voltage for the p-SiNWs/n-TiO_2 Heterojunction Diodes under consideration. **157**

Figure 4.29: Current vs Time characteristics of the heterojunction PDs under dark and UV environment for (a) EBE and (b) SG derived TFs. **162**

Figure 4.30: Energy band diagram of p-Si and n-TiO_2 heterojunction (a) in equilibrium and under dark condition, (b) at zero bias and under UV light, (c) forward biased and under UV light, (d) reverse biased and under UV light. **163**