

---

## ***References***

---

- H. A. R. Wegener, “The Cylindrical Field-Effect Transistor”, *IRE Transactions on Electron Devices*, vol. 41, pp. 442-449, 1953.
- C. S. Smith, “Piezoresistance Effect in Germanium and Silicon”, *Physical Review*, vol. 94, no. 1, pp. 42-49, 1954.
- D. Kahng, and M. M. Atalla. “Silicon-Silicon Dioxide Field Induced Surface Devices.” In *IRE Solid-State Device Res. Conf., Carnegie Institute of Technology, Pittsburgh.*, 1960.
- G. E. Moore, “Cramming More Components into Integrated Circuits”, *Electronics Magazine*, 82-85, 1965.
- G. L. Wick, “Ion Implantation”, *Science*, vol. 170, pp. 425-427, 1970.
- T. A. DeMassa, and D. G. Goddard, “Inhomogeneous channel resistivity field effect devices,” *Solid State Electron.*, vol. 14, no. 11, pp. 1107–1112, Nov. 1971
- T. A. DeMassa, and G. T. Catalano, “The inhomogeneous channel FET: ICFET,” *Solid State Electron.*, vol. 16, no. 8, pp. 847–851, Aug. 1973
- R. H. Dennard, F. H. Gaensle., H.-N. Yu, V. L. Rideout, E. Bassous, and A. R. Leblanc, “Design of ion-implanted MOSFETs with very small physical dimensions”, *IEEE J. Solid-State Circuit.*, vol. 9 , pp. 256-268, 1974.
- G. E. Moore, “Progress in digital integrated circuits”, in *IEDM Tech. Dig*, 21, 11-13, 1975.
- R. E. Williams, and D. W. Shaw, “Graded channel FETs: Improved linearity and noise figure,” *IEEE Trans. Electron Devices*, vol. ED-25, no. 6, pp. 600–605, Jun. 1978
- S. D. S. Malhi, and C. A. T. Salama, “Cutoff frequency of a graded channel F.E.T.”, *Electron. Lett.*, vol. 16, no. 7, pp. 261–263, 1980.
- S. M. Sze, “Physics of semiconductor devices”, 2nd edn., *Wiely Publishers*, New York, 1981.
- H. M. Manasevit, I. S. Gergis, and A. B. Jones, “Electron mobility enhancement in epitaxial multilayer Si–Si<sub>1-x</sub>Ge<sub>x</sub> alloy films on (100) Si,” *Appl. Phys. Lett.*, vol. 41, no. 5, pp. 464–466, Sep. 1982

## References

---

- G. Baccarani, M. R. Wordeman, R. H. Dennard, "Generalized scaling theory and its application to a 1/4 micrometer MOSFET design", *IEEE Trans. Electron Devices*, vol. ED-31, pp. 452 - 462, 1984.
- R. People, J. C. Bean, D. V. Lang, A. M. Sergent, H. L. Stormer, K. W. Wecht, R. T. Lynch, and K. Baldwin, "Modulation doping in  $\text{Ge}_x\text{Si}_{1-x}/\text{Si}$  strained layer heterostructures," *Appl. Phys. Lett.*, vol. 45, no. 11, pp. 1231–1233, 1984.
- A. Dasgupta, and S. K. Lahiri, "A novel analytical threshold voltage model of MOSFETs with implanted channels", *Int. J. Electron.* vol. 61, no. 5, pp. 655-669, 1986.
- A. Dasgupta and S. K. Lahiri, "A Two-Dimensional Analytical Model of Threshold Voltages of Short-Channel MOSFET's with Gaussian-Doped Channels", *IEEE Trans. Electron Devices*, vol. 35, no. 3, pp. 390-392, 1988.
- K. K. Young, "Short-Channel Effect in Fully Depleted SOI MOSFET's," *IEEE Trans. Electron Devices*, vol. 36, no. 2, pp. 399–402, 1989
- J. Welser, J. L. Hoyt, and J. F. Gibbons, "NMOS and PMOS Transistors Fabricated in Strained Silicon/Relaxed Silicon-Germanium Structures", *Electron Devices Meeting*, 1992. IEDM '92. Technical Digest., pp. 1000–1002, 1992.
- R.-H. Yan, A. Ourmazd, and K. F. Lee, "Scaling the Si MOSFET: from bulk to SOI to bulk", *IEEE Trans. Electron Devices*, vol. 39, no. 7, pp. 1704-10, 1992
- D. K. Nayak, J. C. S. Woo, J. S. Park, K. L. Wang, and K. P. MacWilliams, "High-mobility p-channel metal-oxide-semiconductor field-effect transistor on strained Si", Citation: *Appl. Phys. Lett.*, vol. 62, pp. 2853-2855, 1993.
- Th. Vogelsang and K. R. Hofmann, "Electron transport in strained Si layers on Si<sub>1-x</sub>Ge<sub>x</sub> substrates", *Appl. Phys. Lett.*, vol. 63, pp. 186-188, 1993.
- J. Welser, J. L. Hoyt and J. F. Gibbons, "Evidence of Real-Space Hot-Electron Transfer in High Mobility, Strained-Si Multilayer MOSFETs", Proceedings of IEEE International Electron Devices Meeting, pp. 545-548, 1993.
- K. Rim, J. Wesler, J. L. Hoyt, J. F. Gibbons, "Enhanced hole mobilities in surface-channel strained-Si p-MOSFETs", *Int. Elec. Dev. Meet.*, pp. 517–520, 1995.
- P. C. Yeh, J. G. Fossum, Physical Subthreshold MOSFET Modeling Applied to Viable Design of Deep-Submicrometer Fully Depleted SOI Low-Voltage CMOS Technology, *IEEE Trans. Electron Devices*, vol. 42, no. 9, pp. 1605-1613, 1995.

- B. Agrawal, V. K. De, and J. D. Meindl, “Device Parameter Optimization for Reduced Short Channel Effects in Retrograde Doping MOSFET’s”, *IEEE Trans. Electron Devices*, vol. 43, no. 2, pp. 365-368, 1996.
- B. Yu, C. H. J. Wann, E. D. Nowak, K. Noda, and C. Hu, “Short-Channel Effect Improved by Lateral Channel-Engineering in Deep-Submicronmeter MOSFET’s”, *IEEE Trans. Electron Devices*, vol. 44, no. 4, pp. 627-634, 1997.
- C. P. Auth, and J. D. Plummer, “Scaling Theory for Cylindrical, Fully-Depleted, Surrounding-Gate MOSFET’s”, *IEEE Electron Device Lett.*, vol. 18, no. 2, pp. 74-76, 1997.
- Jeffrey A. Babcocki, Chai E. Gill, Jenny M. Ford, David Ngo, Edward Spears, Jun Ma, Han-Bin Liang, Daniel J. Spooner, and Sunny Cheng, I/f Noise in Graded-Channel MOSFETs for Low-Power Low-Cost RFICs, Proceedings of the 1997 55th Annual Device Research Conference, June 23, 1997 - June 25, pp. 122-123, 1997.
- Y. Taur and E. J. Nowak, “CMOS Devices below 0.1  $\mu\text{m}$ : How High Will Performance Go?”, *Electron Devices Meeting*, pp. 215-218, 1997.
- K. Rim, J. L. Hoyt, J. F. Gibbons, “Transconductance enhancement in deep submicron strained-Si n-MOSFETs”, *Int. Elec. Dev. Meet.*, pp. 707–10, 1998.
- R. Oberhuber, G. Zandler, and P. Vogl, “Subband structure and mobility of two-dimensional holes in strained Si/SiGe MOSFET’s”, *Physical Review B*, vol. 58, no. 15, pp. 9941-9948, 1998-I
- T. Tsuchiya, Y. Sato, and M. Tomizawa, “Three Mechanisms Determining Short-Channel Effects in Fully-Depleted SOI MOSFET’s”, *IEEE Trans. Electron Devices*, vol. 45, no. 5, pp. 1116–1121, 1998.
- X. Zhou and W. Long, “A Novel Hetero-Material Gate (HMG) MOSFET for Deep-Submicron ULSI Technology”, *IEEE Trans. Electron Devices*, vol. 45, no. 12, pp. 2546-2548, 1998.
- Y. Taur, and T. H. Ning, “*Fundamentals of Modern VLSI Devices*” Cambridge University Press, 1998.
- R. Gwozdecki, T. Skotnicki, P. Bouillon, and P. Gentil, “Optimization of  $V_{\text{th}}$  Roll-Off in MOSFET’s with Advanced Channel Architecture—Retrograde Doping and Pockets”, *IEEE Trans. Electron Devices*, vol. 46, no. 7, pp. 1551-1561, 1999.
- T. Mizuno, S. Takagi, N. Sugiyama, J. Koga, T. Tezuka, K. Usuda, T. Hatakeyama, A. Kurobe, and A. Toriumi, “High Performance Strained-Si p-MOSFETs on SiGe-

- on-Insulator Substrates Fabricated by SIMOX Technology”, *Proceeding of IEDM*, pp. 934-936, 1999.
- W. Long, H. Ou, J-M. Kuo, and K. K. Chin, “Dual-Material Gate (DMG ) Field Effect Transistor”, *IEEE Trans. Electron Devices*, vol. 46, no. 5, pp. 865–870, 1999.
- X. Huang, W.-C. Lee, C. Ku, D. Hisamoto, L. Chang, J. Kedzierski, E. Anderson, H. Takeuchi, Y.-K. Choi, K. Asano, V. Subramanian, T.-J. King, J. Bokor, and C. Hu, “Sub 50-nm FinFET: PMOS”, in *IEDM Tech. Dig.*, pp. 67-70, 1999.
- M. A. Pavanello, J. A. Martino, and D. Flandre, “Graded-channel fully depleted silicon-on-insulator nMOSFET for reducing the parasitic bipolar effects,” *Solid State Electron.*, vol. 44, no. 6, pp. 917–922, 2000a.
- M. A. Pavanello, J. A. Martino, V. Dessard, and D. Flandre, “Analog performance and application of graded-channel fully depleted SOI MOSFETs,” *Solid State Electron.*, vol. 44, no. 7, pp. 1219–1222, 2000b.
- S.-H. Oh, D. Monroe, and J. M. Hergenrother, “Analytic Description of Short-Channel Effects in Fully-Depleted Double-Gate and Cylindrical, Surrounding-Gate MOSFETs”, *IEEE Electron Device Letters*, vol. 21, no. 9, pp. 445-447, 2000.
- S. Ito, H. Namba, K. Yamaguchi, T. Hirata, K. Ando, S. Koyama, S. Kuroki, N. Ikezawa, T. Suzuki, T. Saitoh, and T. Horiuchi, “Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor design,” *Electron Devices Meeting, 2000. IEDM'00. Technical Digest*. pp. 247-250. 2000.
- X. Zhou, “Exploring the Novel Characteristics of Hetero-Material Gate Field-Effect Transistors (HMGFET’s) with Gate-Material Engineering”, *IEEE Trans. Electron Devices*, vol. 47, no. 1, pp. 113-120, 2000.
- A. Akturk, N. Goldsman, and G. Metze, “Faster CMOS Inverter Switching Obtained with Channel Engineered Asymmetrical Halo Implanted MOSFETs” In *IEEE International Semiconductor Device Research Symposium*, pp. 118-121, 2001.
- A. Shimizu, K. Hachimine, N. Ohki, H. Ohta, M. Koguchi, Y. Nonaka, H. Sato, and F. Ootsuka “Local mechanical-stress control (LMC): A new technique for CMOS-performance enhancement,” *Electron Devices Meeting, IEDM'01. Technical Digest.*, pp. 19–4, 2001.
- C. K. Maiti, N. B. Chakrabarti, S. K. Ray, “Strained Silicon Heterostructures: Materials and Devices”, *IEEE Circuits, Devices and Systems Series*, 2001.

- G. D. Wilk, R. M. Wallace, and J. M. Anthony, “High-k gate dielectrics: Current status and materials properties considerations”, *Journal of Applied Physics*, vol. 89, no. 10, pp. 5243– 5275, 2001.
- J.-T. Park, J.-P. Colinge, and C. H. Diaz, “Pi-Gate SOI MOSFET”, *IEEE Electron Device Lett.*, vol. 22, no. 8, pp. 405–406, 2001.
- K. Rim, S. Koester, M. Hargrove, J. Chu, P. M. Mooney, J. Ott, T. Kanarsky, P. Ronsheim, M. Ieong, A. Grill and H.-S. Wong, “Strained Si NMOSFETs for high performance CMOS technology”, *VLSI Symp. Tech. Dig.* pp. 59-60, 2001.
- M. T. Currie, C. W. Leitz, T. A. Langdo, G. Taraschi, E. A. Fitzgerald, and D. A. Antoniadis, “Carrier mobilities and process stability of strained Si n- and p-MOSFETs on SiGe virtual substrates”, *J. Vac. Sci. Technol. B*, vol. 19, no. 6, pp. 2268-2279, 2001.
- F. Gamiz, P. C. Cassinello, J. B. Roldan, and F. J. Molinos, “Electron transport in strained Si inversion layers grown on SiGe-on-insulator substrates”, *J. Appl. Phys.*, vol. 92, no. 1, pp. 288–295, 2002.
- F.-L. Yang, H.-Y. Chen, F.-C. Chen, C.-C. Huang, C.-Y. Chang, H.-K. Chiu, C.-C. Lee, C.-C. Chen, H.-T. Huang, C.-J. Chen, H.-J. Tao, Y.-C. Yeo, M.-S. Liang, and C. Hu, “25 nm CMOS Omega FETs”, in *IEDM Tech. Dig.*, pp. 255–258, 2002.
- F. M. Buflera, and W. Fichtner, “Hole and electron transport in strained Si: Orthorhombic versus biaxial tensile strain”, *Applied Physics Letters*, vol. 81, no. 1, pp. 82-84, 2002.
- X. Chen, Q. C. Ouyang, G. Wang, and S. K. Banerjee, “Improved Hot-Carrier and Short-Channel Performance in Vertical nMOSFETs With Graded Channel Doping”, *IEEE Trans. Electron Devices*, vol. 49, no. 11, pp. 1962-1968, 2002.
- B. S. Doyle, S. Datta, M. Doczy, S. Hareland, B. Jin, J. Kavalieros, T. Linton, A. Murthy, R. Rios, and R. Chau, “High performance fully-depleted tri-gate CMOS transistors”, *IEEE Electron Device Lett.*, vol. 24, no. 4, pp. 263–265, 2003.
- J. G. Fossum and W. Zhang, “Performance projections of scaled CMOS devices and circuits with strained Si-on-SiGe channels,” *IEEE Trans. Electron Devices*, vol. 50, no. 4, pp. 1042–1049, 2003.
- K. Narasimhulu, D. K. Sharma, and V. R. Rao, “Impact of Lateral Asymmetric Channel Doping on Deep Submicrometer Mixed-Signal Device and Circuit Performance”, *IEEE Trans. Electron Devices*, vol. 50, no. 12, pp. 2481-2489, 2003.

## References

---

- K. Rim, R. Anderson, D. Boyd, F. Cardone, K. Chan, H. Chen, S. Christansen, J. Chu, K. Jenkins, T. Kanarsky, S. Koester, B. H. Lee, K. Lee, V. Mazzeo, A. Mocuta, D. Mocuta, P. M. Mooney, P. Oldiges, J. Ott, P. Ronsheim, R. Roy, A. Steegen, M. Yang, H. Zhu, M. Ieong, H.-S. P. Wong, “Strained Si CMOS (SS CMOS) Technology: Opportunities and Challenges”, *Solid State Electron.*, vol. 47, pp. 1133–1139, 2003a.
- K. Rim, K. Chan, L. Shi, D. Boyd, J. Ott, N. Klymko, F. Cardone, L. Tai, S. Koester, M. Cobb, D. Canaperi, B. To, E. Duch, I. Babich, R. Carmthers, P. Saunders, G. Walker, Y. Zhang, M. Steen, and M. Ieong, “Fabrication and Mobility Characteristics of Ultra-thin Strained Si Directly on Insulator (SSDOI) MOSFETs”, *IEEE International Electron Devices Meeting*, pp. 3-6, 2003b.
- N.-ud-Din, V. R. Rao, and J. Vasi , “Thin Film Single Halo (SH) SOI nMOSFETs - Hot Carrier Reliability for Mixed Mode Applications”, TENCON 2003 Conference on Convergent Technologies for the Asia-Pacific Region, vol. 2, pp. 613-617, 2003
- T. A. Langdo, M. T. Currie, A. Lochtefeld, R. Hammond, J. A. Carlin, M. Erdtmann, G. Braithwaite, V. K. Yang, C. J. Vineis, H. Badawi, and M. T. Bulsara, “SiGe-free strained Si on insulator by wafer bonding and layer transfer”, *Appl. Phys. Lett.*, vol. 82, pp. 4256- 4258, 2003.
- T. S. Drake, C. N. Chleirigh, M. L. Lee, A. J. Pitera, E. A. Fitzgerald, D. A. Antoniadis, D. H. Anjum, J. Li, R. Hull, N. Klymko, and J. L. Hoyt, “Fabrication of ultra-thin strained silicon on insulator”, *Journal of electronic materials*, vol. 32, no. 9, pp.972-975, 2003.
- A. Chaudhry and M. J. Kumar, “Investigation of the Novel Attributes of a Fully Depleted Dual-Material Gate SOI MOSFET,” *IEEE Trans. Electron Devices*, vol. 51, no. 9, pp. 1463–1467, 2004.
- A. Kranti, T. M. Chung, D. Flandre, and J.-P. Raskin, “Laterally asymmetric channel engineering in fully depleted double gate SOI MOSFETs for high performance analog applications”, *Solid State Electron.*, vol. 48, no. 6, pp. 947–959, 2004.
- F. M. Bufler, A. Schenk, and W. Fichtner, “Strained-Si single-gate versus unstrained-Si double-gate MOSFETs”, *Semicond. Sci. Technol.*, vol. 19, no. 4, pp. S122–S124, 2004.

- G. V. Reddy, and M. J. Kumar, “Investigation of the novel attributes of a single-halo double gate SOI MOSFET: 2D simulation study”, *Microelectronics Journal*, vol. 35, no. 9, pp. 761-765, 2004.
- H. M. Nayfeh, J. L. Hoyt, and D. A. Antoniadis, “A Physically Based Analytical Model for the Threshold Voltage of Strained-Si n-MOSFETs”, *IEEE Trans on Electron Devices*, vol. 51, no. 12, pp. 2069-2072, 2004.
- J. B. Roldan, and F. Gamiz, “Simulation and modelling of transport properties in strained-Si and strained-Si/SiGe-on-insulator MOSFETs”, *Solid State Electron.*, vol. 48, no. 8, pp. 1347–1355, 2004.
- J.-P. Colinge, “Multiple-gate SOI MOSFETs”, *Solid State Electron.*, vol. 48, no. 6, pp. 897–905, 2004.
- M. Ieong, B. Doris, J. Kedzierski, K. Rim and M. Yang, “Silicon device scaling to the sub-10-nm regime.” *Science*, vol. 306, no. 5704, pp. 2057-2060, 2004.
- M. J. Kumar and A. Chaudhry, “Two-Dimensional Analytical Modeling of Fully Depleted DMG SOI MOSFET and Evidence for Diminished SCEs”, *IEEE Trans. Electron Devices*, vol. 51, no. 4, pp. 569–574, 2004.
- M. J. Kumar, and G. V. Reddy, “Evidence for suppressed short-channel effects in deep submicron dual-material gate (DMG) partially depleted SOI MOSFETs – A two-dimensional analytical approach”, *Microelectronic Engineering*, vol. 75, no. 4, pp. 367-374, 2004.
- P. Pandey, B. B. Pal, and S. Jit, “A New 2-D Model for the Potential Distribution and Threshold Voltage of Fully Depleted Short-Channel Si-SOI MESFETs”, *IEEE Trans. Electron Devices*, vol. 51, no. 2, pp. 246-254, 2004.
- R. Chau, S. Datta, M. Doczy, B. Doyle, J. Kavalieros, and M. Metz, “High-k/Metal-Gate Stack and Its MOSFET Characteristics”, *IEEE Electron Device Letters*, vol. 25, no. 6, pp. 408-410, 2004.
- S. E. Thompson, G. Sun, K. Wu, J. Lim, and T. Nishida, “Key differences for process-induced uniaxial vs. substrate-induced biaxial stressed Si and Ge channel MOSFETs,” in IEDM Tech. Dig., pp. 221–224, 2004a.
- S. E. Thompson, M. Armstrong, C. Auth, M. Alavi, M. Buehler, R. Chau, S. Cea, T. Ghani, G. Glass, T. Hoffman, C.-H. Jan, C. Kenyon, J. Klaus, K. Kuhn, Z. Ma, B. McIntyre, K. Mistry, A. Murthy, B. Obradovic, R. Nagisetty, P. Nguyen, S. Sivakumar, R. Shaheed, L. Shifren, B. Tufts, S. Tyagi, M. Bohr, and Y. E.-

- Mansy, “A 90-nm Logic Technology Featuring Strained-Silicon”, *IEEE Trans. Electron Devices*, vol. 51, no. 11, pp. 1790-1797, 2004b.
- T. A. Langdo, M. T. Currie, Z.-Y. Cheng, J. G. Fiorenza, M. Erdtmann, G. Braithwaite, C. W. Leitz, C. J. Vineis, J. A. Carlin, A. Lochtefeld, M. T. Bulsara, I. Lauer, D. A. Antoniadis, and M. Somerville, “Strained Si on insulator technology: from materials to devices”, *Solid-State Electron.* vol. 48, no. 8, pp.1357-1367, 2004.
- A. Cerdeira, M. A. Alemán, M. A. Pavanello, J. A. Martino, L. Vancaillie, and D. Flandre, “Advantages of the Graded-Channel SOI FD MOSFET for Application as a Quasi-Linear Resistor”, *IEEE Trans. Electron Devices*, vol. 52, no. 5, pp. 967-972, 2005.
- D. V. Kumar, K. Narasimhulu, P. S. Reddy, M. Shojaei-Baghini, D. K. Sharma, M. B. Patil, and V. R. Rao, “Evaluation of the Impact of Layout on Device and Analog Circuit Performance With Lateral Asymmetric Channel MOSFETs”, *IEEE Trans. Electron Devices*, vol. 52, no. 7, pp. 1603-1609, 2005.
- G. V. Reddy, and M. J. Kumar, “A New Dual-Material Double-Gate (DMDG) Nanoscale SOI MOSFET—Two-Dimensional Analytical Modeling and Simulation”, *IEEE Trans. Nanotechnol.*, vol. 4, no. 2, pp. 260–268, 2005.
- K. Chandrasekaran, X. Zhou, S. B. Chiah, W. Shangguan, and G. H. See, “Physics-based single-piece charge model for strained-Si MOSFETs,” *IEEE Trans. Electron Devices*, vol. 52, no. 7, pp. 1555–1562, Jul. 2005
- M. L. Lee, E. A. Fitzgerald, M. T. Bulsara, M. T. Currie and A. Lochtefeld *J. Appl. Phys.* **97** 011101 (2005)
- N. R. Mohapatra, K. E. Ehwald, R. Barth, H. Rücker, D. Bolze, P. Schley, D. Schmidt, and H. E. Wulf, “The Impact of Channel Engineering on the Performance and Reliability of LDMOS Transistors” Proceedings of ESSDERC, Grenoble, France, pp. 481-484, 2005
- S. Barraud, L. Clavelier, and T. Ernst, “Electron transport in SOI strained and GeOI MOSFET by Monte-Carlo simulation”, *Solid State Electron.*, vol. 49, no. 7, pp. 1090-1097, 2005.
- T. Numata, T. Mizuno, T. Tezuka, J. Koga, S. Takagi, “Control of threshold-voltage and short-channel effects in ultrathin strained-SOI CMOS devices”, *IEEE Trans. Electron Devices*, vol. 52, no. 8, pp. 1780–1786, 2005.

- W. Ma, and S. Kaya, “Study of RF Performance for Graded-Channel SOI MOSFETs”, International Conference on Simulation of Semiconductor Processes and Devices, pp. 259-262, 2005
- W. Zhang, and J. G. Fossum, “On the threshold voltage of strained-Si-Si<sub>1-x</sub>Ge<sub>x</sub> MOSFETs”, *IEEE Trans. Electron Devices*, vol. 52, no. 2, pp. 263–268, 2005.
- B. G. Streetman, and S. K. Banerjee, *Solid State Electronic Devices*, Pearson Prentice Hall India, 2006.
- B. H. Lee, J. Oh, H. H. Tseng, R. Jammy, and H. Huff, “Gate stack technology for nanoscale devices”, *Materials Today*, vol. 9, no. 6, pp. 32–40, 2006.
- B. Sviličić, and A. Kraš, “CMOS technology: challenges for future development”, *Pomorstvo, Journal of Maritime Studies*, vol. 20, no. 2, pp. 97-104, 2006.
- E. Ungersboeck, V. Sverdlov, H. Kosina, and S. Selberherr, “Strain Engineering for CMOS Devices”, *8th, International Conference on Solid-State and Integrated Circuit Technology, (ICSICT'06)*, pp. 124-127, 2006.
- M. J. Kumar, V. Venkataraman, and S. Nawal, “A Simple Analytical Threshold Voltage Model of Nanoscale Single-Layer Fully Depleted Strained-Silicon-on-Insulator MOSFETs”, *IEEE Trans. Electron Devices*, vol. 53, no. 10, pp. 2500-2506, 2006.
- S. E. Thompson, G. Sun, Y. S. Choi, and T. Nishida, “Uniaxial-Process-Induced Strained-Si: Extending the CMOS Roadmap”, *IEEE Trans. Electron Devices*, vol. 53, no. 5, pp. 1010-1020, 2006.
- S. Mudanai, W.-K. Shih, R. Rios, X. (Jane) Xi, J.-H. Rhew, K. Kuhn, and P. Packan, “Analytical Modeling of Output Conductance in Long-Channel Halo-Doped MOSFETs”, *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 2091-2097, 2006.
- S. S. Mahato, T. K. Maiti, R. Arora, A. R. Saha, S. K. Sarkar, and C. K. Maiti, “Strain Engineering for Future CMOS Technologies”, International Conference on Computers and Devices for Communication (CODEC-06), 2006.
- T. Numata, T. Irisawa, T. Tezuka, J. Koga, N. Hirashita, K. Usuda, E. Toyoda, Y. Miyamura, A. Tanabe, N. Sugiyama, and S. Takagi, “Performance Enhancement of Partially and Fully Depleted Strained-SOI MOSFETs”, *IEEE Trans. Electron Devices*, vol. 53, no. 5, pp. 1030-1038, 2006.
- Y. S. Chauhan, F. Krummenacher, C. Anghel, R. Gillon, B. Bakeroott, M. Declercq, and A. M. Ionescu, “Analysis and Modeling of Lateral Non-Uniform Doping in

- High-Voltage MOSFETs”, *In IEEE Electron Devices Meeting IEDM'06*, pp. 1-4, 2006.
- A. N. M. Zainuddin, and A. Haque, “An analytical model for electrostatics of strained-Si n-type metal-oxide semiconductor capacitors”, *Semicond. Sci. Technol.*, vol. 22, no. 2, pp. 125–127, 2007.
- H. Kaur, S. Kabra, S. Bindra, S. Haldar, and R. S. Gupta, “Impact of graded channel (GC) design in fully depleted cylindrical/surrounding gate MOSFET (FD CGT/SGT) for improved short channel immunity and hot carrier reliability,” *Solid State Electron.*, vol. 51, no. 3, pp. 398–404, 2007a.
- H. Kaur, S. Kabra, S. Haldar, and R. S. Gupta, “An analytical drain current model for graded channel cylindrical/surrounding gate MOSFET,” *Microelectron. J.*, vol. 38, no. 3, pp. 352–359, 2007b.
- J. D. Cressler, “SiGe and Si Strained-Layer Epitaxy for Silicon Heterostructure Devices” (Google eBook), CRC Press, 2007
- K. Suzuki, Y. Kataoka, S. Nagayama, C. W. Magee, T. H. Buyuklimanli, and T. Nagayama, “Analytical model for redistribution profile of ion implanted impurities during solid-phase epitaxy”, *IEEE Trans. Electron Devices*, vol. 54, no. 2, pp. 262–271, 2007.
- M. J. Kumar, V. Venkataraman, and S. Nawal, “Comprehensive Approach to Modeling Threshold Voltage of Strained Silicon SOI MOSFETs”, *J Comput Electron.*, vol. 6, no. 4, pp. 439–444, 2007.
- R. Kuchipudi, and H. Mahmoodi, “Strain Silicon Optimization for Memory and Logic in Nano-Scale CMOS”, In *8th IEEE International Symposium on Quality Electronic Design, (ISQED'07)*, pp. 27-32., 2007.
- S. Chakraborty, A. Mallik, C. K. Sarkar, and V. R. Rao, “Impact of Halo Doping on the Subthreshold Performance of Deep-Submicrometer CMOS Devices and Circuits for Ultralow Power Analog/Mixed-Signal Applications”, *IEEE Trans. Electron Devices*, vol. 54, no. 2, pp. 241-248, 2007.
- S. Takagi, “Strained-Si CMOS Technology”, In *Advanced Gate Stacks for High-Mobility Semiconductors*, pp. 1-19, Springer Berlin Heidelberg, 2007.
- T. K. Chiang and M. L. Chen, “A New Two-Dimensional Analytical Model for Short-Channel Symmetrical Dual-Material Double-Gate Metal-Oxide-Semiconductor Field Effect Transistors,” *Jpn. J. Appl. Phys.*, vol. 46, no. 6 R, pp. 3283–3290, 2007.

- T. K. Chiang and T. H. Chiang, “A New Two-dimensional Model for Asymmetrical Dual Gate Material Double-Gate (ADMDG) MOSFET’s,” IEEE Conf. Electron Devices Solid-State Circuits 2007, pp. 95–98, 2007.
- V. Venkataraman, S. Nawal, and M. J. Kumar, “Compact Analytical Threshold-Voltage Model of Nanoscale Fully Depleted Strained-Si on Silicon–Germanium-on-Insulator (SGOI) MOSFETs”, *IEEE Trans. Electron Devices*, vol. 54, no. 3, pp. 554-562, 2007
- Y. P. Wang, S. L. Wu, and S. J. Chang, “Tradeoff between short channel effect and mobility in strained-Si n-MOSFETs”, *Semicond. Sci. Technol.*, vol. 22, pp. S50–S54, 2007.
- A. Cerdeira, O. Moldovan, B. Iñiguez, and M. Estrada, “Modeling of potentials and threshold voltage for symmetric doped double-gate MOSFETs”, *Solid-State Electron.*, vo. 52 , no. 8, pp. 830-37, 2008.
- A. Dey, A. Chakravorty, N. DasGupta, A. DasGupta, “Analytical Model of Subthreshold Current and Slope for Asymmetric 4-T and 3-T Double-Gate MOSFETs”, *IEEE Trans. Electron Devices*, vol. 55, no. 12, pp. 3442—3449, 2008.
- F. Danneville, T. C. Lim, and G. Dambrine, “Lateral Asymmetry in Silicon MOSFETs: A new path to improve their Microwave Noise Performance”, In *IEEE International Conference on Recent Advances in Microwave Theory and Applications*, pp. 297-298, 2008
- G. Zhang, Z. Shao, and K. Zhou, “Threshold voltage model of short-channel FD-SOI MOSFETs with vertical gaussian profile”, *IEEE Trans. Electron Devices*, vol. 55, no. 3, pp. 803-09, 2008.
- H. Kaur, S. Kabra, S. Haldar, and R. S. Gupta, “An analytical threshold voltage model for graded channel asymmetric gate stack (GCASYMGAS) surrounding gate MOSFET,” *Solid State Electron.*, vol. 52, no. 2, pp. 305–311, 2008.
- H. Ramakrishnan, Phd Thesis on Strained Silicon Technology for Low-Power High-Speed Circuit Applications, Newcastle University, 2008.
- H. Lu, W.-Y. Lu, and Y. Taur, “Effect of body doping on double-gate MOSFET characteristics”, *Semicond. Sci. Technol.*, vol. 23, no. 1, pp. 015006-06, 2008.
- K. Kalna, A. Martinez, A. Svizhenko, M. P. Anantram, J. R. Barker, and A. Asenov, “NEGF simulations of the effect of strain on scaled double gate nano-MOSFETs”, *J. Comput. Electron.*, vol. 7, no. 3, pp. 288–292, 2008.

## References

---

- P. Razavi, and A. A. Orouji, “Nanoscale triple material double gate (TM-DG) MOSFET for improving short channel effects”. In *IEEE International Conference on Advances in Electronics and Micro-electronics (ENICS'08)*, pp. 11-14, 2008.
- R. K. Sharma, R. Gupta, M. Gupta, and R.S. Gupta, “Graded channel architecture: the solution for misaligned DG FD SOI n-MOSFETs”, *Semiconductor Science and Technology*, vol. 23, no. 7, pp. 075041-14, 2008a.
- R. K. Sharma, M. Gupta, and R. S. Gupta, “High Tolerance to Gate Misalignment in Graded Channel Double Gate SOI n-MOSFETs: Small Signal parameter Analysis”, In *IEEE Asia-Pacific Microwave Conference, (APMC 2008)*, pp. 1-4, 2008b.
- S. Bhattacherjee, and A. Biswas, “Modeling of threshold voltage and subthreshold slope of nanoscale DG MOSFETs”, *Semicond. Sci. Technol.*, vol. 23, no. 1, pp. 015010-08, 2008.
- S. S. Mahato, P. Chakraborty, T. K. Maiti, M. K. Bera, C. Mahata, M. Sengupta, A. Chakraborty, S. K. Sarkar and C. K. Maiti, “DIBL in short-channel strained-Si n-MOSFET”, *15th International Symposium on the Physical and Failure Analysis of Integrated Circuits*, pp. 1-4, 2008
- T. C. Lim, R. Valentin, G. Dambrine, and F. Danneville, “MOSFETs RF Noise Optimization via Channel Engineering”, *IEEE Electron Device Lett.*, vol. 29, no. 1, pp. 118-121, 2008.
- C.-Y. Chen, O. Tornblad, and R. W. Dutton, “Linearity Analysis of Lateral Channel Doping in RF Power MOSFETs”, *IEEE Transactions on Microwave Theory And Techniques*, vol. 57, no. 12, pp. 3389-3394, 2009.
- M. A. Abdi, F. Djeffal, M. Meguellati, and D. Arar, “Two-dimensional analytical threshold voltage model for nanoscale graded channel gate stack DG MOSFETs”, *16th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2009)*, pp. 892-89, 2009.
- M. Emam, P. Sakalas, D. Vanhoenacker-Janvier, J.-P. Raskin, T. C. Lim, and F. Danneville, “Experimental Investigation of RF Noise Performance Improvement in Graded-Channel MOSFETs”, *IEEE Trans. Electron Devices*, vol. 56, no. 7, pp. 1516-1522, 2009a.
- M. Emam, A. Kumar, J. Ida, F. Danneville, D. Vanhoenacker-Janvier and J.-P. Raskin, “DC and RF Temperature Behavior of Deep Submicron Graded Channel MOSFETs”, Proceedings - IEEE International SOI Conference, pp. 1-2, 2009b.

- R. Rengel, M. J. Martín and F. Danneville, “Comparative study of Laterally Asymmetric Channel and conventional MOSFETs”, *Proceedings of the 2009 Spanish Conference on Electron Devices, CDE'09*, pp. 96-99, 2009
- W. C. Wang, S. T. Chang, J. Huang, S. J. Kuang, “3D TCAD simulations of strained Si CMOS devices with silicon-based alloy stressors and stressed CESL”, *Solid State Electron.*, vol. 53, no. 8, pp. 880–887, 2009.
- H. Kaur, S. Kabra, S. Haldar, and R. S. Gupta, “Impact of Laterally Asymmetric Channel and Gate Stack Design on Device Performance of Surrounding Gate MOSFETs: A Modeling and Simulation”, *Microwave and Optical Technology Letters*, vol. 52, no. 3, pp. 746-750, 2010.
- L. Jin, L. Hongxia, L. Bin, C. Lei, and Y. Bo, “Two-dimensional threshold voltage analytical model of DMG strained-silicon-on-insulator MOSFETs”, *Journal of Semiconductors*, vol. 31, no. 8, pp. 084008(1-6), 2010a.
- L. Jin, L. Hong-Xia, L. Bin, C. Lei, and Y. Bo, “Study on two-dimensional analytical models for symmetrical gate stack dual gate strained silicon MOSFETs”, *Chin. Phys. B*, vol. 19, no. 10, pp. 107302(1-7), 2010b.
- M. Emam, P. Sakalas, A. Kumar, J. Ida, D. Vanhoenacker-Janvier, J.-P. Raskin and F. Danneville, “Graded Channel Concept for Improving RF Noise of an Industrial 0.15  $\mu\text{m}$  SOI CMOS Technology”, *Microwave Integrated Circuits Conference (EuMIC)*, pp. 170-173, 2010.
- N. Mohankumar, B. Syamal, and C. K. Sarkar, “Influence of Channel and Gate Engineering on the Analog and RF Performance of DG MOSFETs”, *IEEE Trans. Electron Devices*, vol. 57, no. 4, pp. 820-826, 2010.
- P. K. Tiwari, S. Dubey, M. Singh, and S. Jit, “A two-dimensional analytical model for threshold voltage of short-channel triple-material double-gate metal-oxide-semiconductor field-effect transistors”, *J. Appl. Phys.*, vol. 108, no. 7, pp. 074508-08, 2010.
- P. K. Tiwari and S. Jit, “Threshold voltage model for symmetric Double-Gate (DG) MOSFETs with Non-uniform Doping profile”, *Journal of Electron Devices*, vol. 7, pp. 241-249, 2010a.
- P. K. Tiwari, and S. Jit, “A Subthreshold Swing Model for Symmetric Double-Gate (DG) MOSFETs with Vertical Gaussian Doping”, *J. Semicond. Tech. and Sci.*, vol. 10, no.2, pp. 107-117, 2010b.

- Q. Shan-Shan, Z. He-Ming, H. Hui-Yong, D. Xian-Ying, X. Rong-Xi, and S. Bin, “An analytical threshold voltage model for dual-strained channel P-MOSFET”, *Chin. Phys. B*, vol. 19, no. 11, pp. 117309-07, 2010.
- S. Dubey, P. K. Tiwari, and S. Jit, “A two-dimensional model for the potential distribution and threshold voltage of short-channel double-gate metal-oxide-semiconductor field-effect transistors with a vertical Gaussian-like doping profile,” *J. Appl. Phys.*, vol. 108, no. 3, pp. 034518-07, 2010a.
- S. Dubey, P. K. Tiwari, and S. Jit, “A Two-Dimensional Model for the Surface Potential and Subthreshold Current of Doped Double-Gate (DG) MOSFETs with a Vertical Gaussian-Like Doping Profile”, *J. Nanoelectron. Optoelectron.*, vol. 5, no. 3, pp. 332–339, 2010b.
- C. Li, Y. Zhuang, and R. Han, “Cylindrical surrounding-gate MOSFETs with electrically induced source/drain extension”, *Microelectronics Journal* vol. 42, no. 2, pp. 341–346, 2011.
- I. Ferain, C. A. Colinge, and J-P. Colinge, “Multigate transistors as the future of classical metal–oxide–semiconductor field-effect transistors”, *Nature*, vol. 479, no. 7373, pp. 310-316, 2011.
- L. Hong-Xia, L. Jin, L. Bin, C. Lei, and Y. Bo, “Two-dimensional analytical models for asymmetric fully depleted double-gate strained silicon MOSFETs”, *Chin. Phys. B*, vol. 20, no. 1, pp. 017301-07, 2011.
- L. Jin, L. Hongxia, Y. Bo, C. Lei, and L. Bin, “A two-dimensional analytical model of fully depleted asymmetrical dual material gate double-gate strained-Si MOSFETs”. *J. Semicond.*, vol. 32, no. 4, pp.044005, 2011.
- M. J. Martín, R. Rengel, J. M. Galeote, M. de Souza and M. A. Pavanello, “Monte Carlo simulation of graded-channel fully depleted SOI nMOSFETs”. In *IEEE Spanish Conference on Electron Devices (CDE-2011)*, pp. 1-4, 2011.
- N. Sharan and A. K. Rana, “Impact of strain and channel thickness on performance of biaxial strained silicon MOSFETs”. *Int. J. VLSI Des. Commun. Syst*, vol. 2, pp. 61-71, 2011.
- P. K. Tiwari, and S. Jit, “A Threshold Voltage Model for the Short-Channel Double-Gate (DG) MOSFETs with a Vertical Gaussian Doping Profile”, *J. Nanoelectron. Optoelectron.*, vol. 6, no.2, pp. 207-213, 2011.
- S. Dubey, P. K. Tiwari, and S. Jit, “A two-dimensional model for the subthreshold swing of short-channel double-gate metal – oxide – semiconductor field effect

- transistors with a vertical Gaussian-like doping profile”, *J. Appl. Phys.*, vol. 109, no. 5, pp. 054508-07, 2011.
- S. M. N. Islam, and M. Z. R. Khan, “Analytical Modelling of an Asymmetric Pocket Implanted n-Channel MOSFETs”, *7th International Conference on Electrical and Computer Engineering, (ICECE 2012)*, pp. 670-673, 2012.
- D. Sharma, and S. K. Vishvakarma, “Precise Analytical Model for Short-Channel Quadruple-Gate Gate-All-Around MOSFET”, *IEEE Transactions on Nanotechnol*, vol. 12, no. 3, pp. 378-385, 2013.
- M. Kumar, S. Dubey, P. K. Tiwari, and S. Jit, “Analytical models of subthreshold current and swing of short-channel strained-Si (s-Si) on Silicon–Germanium-on-Insulator (SGOI) MOSFETs”, *Superlattices and Microstructures*, vol. 58, pp. 1–10, 2013a.
- M. Kumar, S. Dubey, P. K. Tiwari, and S. Jit, “An analytical model of threshold voltage for short-channel double-material-gate (DMG) strained-Si (s-Si) on Silicon–Germanium-on-Insulator (SGOI) MOSFETs”, *J Comput Electron*, vol. 12, no. 1, pp. 20-28, 2013b.
- M. Kumar, S. Dubey, P. K. Tiwari, and S. Jit, “Two-dimensional modeling of subthreshold current and subthreshold swing of double-material-gate (DMG) strained-Si (s-Si) on SGOI MOSFETs”, *J Comput Electron*, vol. 12, no. 2, pp. 275–280, 2013c.
- S. Bhushan, S. Sarangi, G. Krishna S., A. Santra, S. Dubey, and P. K. Tiwari, “An Analytical Model for the Threshold Voltage of Short- Channel Double-Material-Gate (DMG) MOSFETs with a Strained-Silicon (s-Si) Channel on Silicon–Germanium (SiGe) Substrates,” *J. Semicond. Technol. Sci.*, vol. 13, no. 4, pp. 367–380, 2013.
- S. Panigrahy and P K. Sahu, Performance Enhancement and Reduction of Short Channel Effects of Nano-MOSFET by using Graded Channel Engineering”, International Conference on Circuits, Power and Computing Technologies (ICCPCT-2013), pp. 787-792, 2013.
- G. Rawat, E. Goel, S. Kumar, M. Kumar, S. Dubey, and S. Jit, “Analytical Modeling of Threshold Voltage of Ion-Implanted Strained-Si-on-Insulator (SSOI) MOSFETs” *Journal of Nanoelectronics and Optoelectronics*, vol. 9, no. 3, pp. 442-448, 2014

## **References**

---

- G. Rawat, S. Kumar, E. Goel, M. Kumar, S. Dubey, and S. Jit, “ Analytical modeling of subthreshold current and subthreshold swing of Gaussian doped strained-Si-on-insulator MOSFETs”, *Journal of Semiconductors*, vol. 35, no. 8, pp. 084001-08, 2014.
- T.-K. Chiang, “A Novel Quasi-3-D Interface-Trapped-Charge- Induced Threshold Voltage Model for Quadruple- Gate MOSFETs, Including Equivalent Number of Gates” *IEEE Trans. Electron Devices*, vol. 61, no. 5, pp. 1615-1618, 2014.
- A. Chattopadhyay, A. Dutta, A. Kundu, and C. K. Sarkar, “Influence on the Analog/RF Performance in Graded Channel Gate Stack DG-MOSFETs”, *Third International Conference on Devices, Circuits and Systems (ICDCS'16)*, pp. 167-169, 2016.
- E. Goel, S. Kumar, K. Singh, B. Singh, M. Kumar, S. Jit, “2-D Analytical Modeling of Threshold Voltage for Graded-Channel Dual-Material Double-Gate MOSFETs”, *IEEE Trans. Electron Devices*, vol. 63, no. 3, pp. 966-973, 2016.
- S. K. Swain, S. Adak, A. Dutta, G. Raj, C. K. Sarkar, “Impact of High K layer material on Analog/RF Performance of forward and reversed Graded channel Gate Stack DG- MOSFETs”. *Third International Conference on Devices, Circuits and Systems (ICDCS'16)*, pp. 98-102, 2016.

IR1: <http://any silicon.com/semiconductor-technology-node-history-roadmap/>

IR2: [http://en.wikipedia.org/wiki/Invention\\_of\\_the\\_integrated\\_circuit](http://en.wikipedia.org/wiki/Invention_of_the_integrated_circuit)