

Dedicated to my Beloved Family

CERTIFICATE

It is certified that the work contained in the thesis titled ***“FABRICATION AND CHARACTERIZATION OF LOW VOLTAGE THIN FILM TRANSISTOR USING GRAPHENE AND METAL OXIDE SEMICONDUCTOR”*** by ***“NITESH KUMAR CHOURASIA”*** has been carried out under my supervision and that this work has not been submitted elsewhere for a degree.

It is further certified that the student has fulfilled all the requirements of Comprehensive, Candidacy, and SOTA for the award of a Ph.D. degree.

Date:

Place: Varanasi

Dr. Bhola Nath Pal
(Supervisor)

DECLARATION BY THE CANDIDATE

I, **NITESH KUMAR CHOURASIA**, certify that the work embodied in this Ph.D. thesis is my own bonafide work carried out by me under the supervision of **Dr. BHOLA NATH PAL** for a period from **July 2015** to **June 2020** at the **SCHOOL OF MATERIALS SCIENCE AND TECHNOLOGY**, Indian Institute of Technology (Banaras Hindu University), Varanasi, India. The matter embodied in this Ph.D. thesis has not been submitted for the award of any other degree/diploma. I declare that I have faithfully acknowledged and given credits to the research workers wherever their works have been cited in my work in this thesis. I further declare that I have not willfully copied any other's work, paragraphs, text, data, results, *etc.*, reported in journals, books, magazines, reports dissertations, thesis, *etc.*, or available at websites and have not included them in this thesis and have not cited as my own work.

Date.....

Place: Varanasi

(Nitesh Kumar Chourasia)

CERTIFICATE BY THE SUPERVISOR

This is to certify that the above statement made by the candidate is correct to the best of my knowledge.

Dr. Bhola Nath Pal

Supervisor

Dr. Akhilesh Kumar Singh

Coordinator

COPYRIGHT TRANSFER CERTIFICATE

Title of the Thesis: “Fabrication and Characterization of Low Voltage Thin Film Transistor using Graphene and Metal Oxide Semiconductor”

Candidate's Name: Mr. Nitesh Kumar Chourasia

Copyright Transfer

The undersigned hereby assigns to the Indian Institute of Technology (Banaras Hindu University), Varanasi all rights under copyright that may exist in and for the above thesis submitted for the award of the *Doctor of Philosophy*.

Date:

Place: Varanasi

(Nitesh Kumar Chourasia)

Note: However, the author may reproduce or authorize others to reproduce materials extracted verbatim from the thesis or derivative of the thesis for the author’s personal use provided that the source and the Institute’s copyright notice are indicated.

Acknowledgments

At this moment of retrospection, it gives me immense pleasure to acknowledge the persons who have me directly or indirectly during the course of my work and stay in IIT (BHU) To express my heartfelt gratitude is not only my moral duty but I consider it an act of pleasure and humility as well.

*First and foremost, I wish to express my sincere gratitude to my supervisor, **Dr. Bhola Nath Pal**, for his trust, nice guidance, faithful support, and valuable suggestions throughout my Ph.D. work. His constant monitoring and interest in my work will always remain as a happy memory. His patient and enthusiastic approach for my training can not be expressed in words, and I will always remain thankful to him.*

I would also like to express my sincere thanks to RPEC member's Prof. P. Maiti School of Materials Science & Technology, Institute of Technology (Banaras Hindu University) and Dr. Santanu Das, Department of Ceramic Engineering, IIT (BHU), for their stimulating help and criticism which incited me to widen my research from various perspectives. I would like to thank the coordinator of School of Materials Science and Technology, IIT (BHU), for providing different instrumental facilities. I would like to express my sincere gratitude to Dr. Sanjay Singh (DPGC convener) for his valuable inputs, suggestions, and affectionate attitude.

I wish to express deep regards to all the teachers of the Department Prof. D. Pandey, Prof. R. Prakash, Prof. P. Maiti, Dr. C. Rath, Dr. A. K. Singh, Dr. C. Upadhyay, Dr. S. K. Mishra, Dr. S. R. Singh, Prof. Jitendra Kumar, Dr. Ashish Singh, and others for their kind support at all moment during the progress of my research.

With a deep sense of gratitude, I express my sincere thanks to CIFC, IIT (BHU), Varanasi for help in carrying characterization of the synthesized samples. I am also grateful to all office staff of the school and authorities of IIT (BHU), for their kind help during the period of my stay to complete the thesis work.

With a special thanks to my senior labmates Mr. Satya Veer Singh, Dr. Anand Sharma, Mr. Viswas Acharya, Ms. Nila Pal and Mr. Utkarsh Pandey for

their suggestion and healthy discussion of my research issues. I am extremely thankful to my friends and seniors Ms. Monika Singh, Mr. Chandrajeet Verma, Mr. Omprakash, Mr. Sameer Prajapati, Mr. Sudheer Srivastava, Mr. Jai Prakash Singh, Dr. Sandeep Kumar, Dr. Pramod Kumar Yadav, Dr. Arpan Vishvash, and Dr. Arun Mahanta for their support, cooperation, and sincere help in many ways as well as for making my stay here enjoyable and for their time to time encouragement during my bad situations.

It fills me with a deep sense of reverence when I think about my family. Their constant encouragement, moral support, and cooperation at every step of my life can not be expressed in words. I am thankful for their love and blessings.

Finally, I bow with reverence and gratitude to thank the Almighty MAHADEV, who has enriched me with such an excellent opportunity and infused the power in my mind to fulfill the work assigned to me.

Date:

Place: Varanasi

(Nitesh Kumar Chourasia)

List of Figures

Figure 1.1: Schematic diagram and charge transportation in TFT channel under the applied electric field with bottom gate top contact geometry.....	2
Figure 1.2: Schematic diagram of the configuration of TFT a) staggered bottom gate b) staggered top gate c) coplanar bottom gate and d) coplanar top gate.....	3
Figure 1.3: Typical a), c), e) output and b), d), f) transfer characteristics of an n-type, p-type, and ambipolar oxide TFT, respectively	5
Figure 1.4: Different polarization mechanism of dielectric; a) electronics polarization, b) ionic polarization, c) orientation polarization, d) chain relaxation, e) free counter ion polarization in an electrolyte, f) interfacial polarization, g) electrode or EDL polarization, h) the influence of the different polarization mechanism to the dielectric constant with several frequency regions.....	10
Figure 1.5: Schematic diagram of the basic mechanism of parallel plate metal-insulator-metal capacitor a) without dielectric layer, b) with a dielectric layer, c) dipole polarization mechanism under the absence and presence of an applied electric field.....	11
Figure 1.6: Benchmarks to select the high-k dielectric for a thin film transistor.....	13
Figure 1.7: Schematic of dielectric constant vs. measured bandgap of the several metal oxide dielectric [46].....	14
Figure 1.8: d block metal elements with $(n-1)d^{10}ns^0$ ($n \geq 4$) configuration [68].....	19
Figure 1.9: a) First Brillouin zone and b) band structure of graphene with the linear dispersion around the K points [76, 77]	21
Figure 1.10: a) TEM images of graphene films with different thicknesses, b) typical Raman spectra obtained from different thickness regions of graphene film (with an increasing number of layers from bottom to top) [71].....	23
Figure 1.11: Solution-processed ion-conducting metal oxide thin film transistor a) crystal structure of SBA dielectric Na^+ ion is denoted by a blue dot, and red and yellow color represents oxygen and aluminum atoms respectively, b) transfer and c) output characteristics of ZTO transistor with sol-gel coated SBA dielectric based TFT.....	25
Figure 2.1: a) Flow chart of the cleaning process and b) flow chart of the device fabrication.....	36
Figure 2.2: Arrangement of the MIM device structure for C-f and I-V measurements.....	43
Figure 2.3: Layout of the BG-TC device structure for TFT characterization.....	44

Figure 3.1: Schematic diagram of a) charge polarization of the Li_2ZnO_2 ionic dielectric thin film due to Li^+ ion shift under the external bias and b) influence of that dielectric on the flow of electron in an active channel at low voltage.....	47
Figure 3.2: TGA and DTA of the precursor powder of Li_2ZnO_2	49
Figure 3.3: a) XRD analysis of Li_2ZnO_2 powder annealed at 500°C , b) GIXRD analysis of Li_2ZnO_2 thin film annealed at 500°C	50
Figure 3.4: a) XRD analysis of SnO_2 powder annealed at 500°C , b) GIXRD analysis of SnO_2 thin film annealed at 500°C	50
Figure 3.5: a) Optical transmittance spectra of the solution-processed Li_2ZnO_2 dielectric thin film annealed at 500°C for $\text{Li}_2\text{ZnO}_2/\text{quartz}$ (inset), b) Tauc's plot corresponding to Li_2ZnO_2 thin-film	51
Figure 3.6: XPS spectra of a different metal element present in Li_2ZnO_2 dielectric thin film a) Li 1s b) O 1s and c) Zn 2p from the sample of $p^+-\text{Si}/\text{Li}_2\text{ZnO}_2$ annealed at 500°C	53
Figure 3.7: 2-D Surface morphology (scan area $5 \times 5 \mu\text{m}$) of $\text{Li}_2\text{ZnO}_2/p^+-\text{Si}$ annealed at the temperature of a) 500°C (2D topography) and b) 500°C (3D topography) and $\text{Li}_2\text{O}/p^+-\text{Si}$ annealed at the temperature of c) 500°C (2D topography) and d) 500°C (3D topography)(scan surface area $5 \times 5 \mu\text{m}$)	54
Figure 3.8: a) Leakage current density vs. applied voltage of Li_2ZnO_2 and c) Li_2O thin film; b) capacitance vs. frequency curves of solution-processed ionic dielectric Li_2ZnO_2 and d) Li_2O thin-film	56
Figure 3.9: a) Output, b) transfer characteristics of the SnO_2 TFT with Li_2ZnO_2 dielectric; c) Output and d) transfer characteristics of the SnO_2 TFT with Li_2O dielectric annealed at 500°C with device architecture $p^+-\text{Si}/\text{Li}_2\text{ZnO}_2/\text{SnO}_2/\text{Al}$ and $p^+-\text{Si}/\text{Li}_2\text{O}/\text{SnO}_2/\text{Al}$	59
Figure 3.10: Operational Stability of the ionic dielectric and evolution of the transfer curves of an ionic dielectric a) $\text{Li}_2\text{ZnO}_2/\text{SnO}_2$ TFT and b) $\text{Li}_2\text{O}/\text{SnO}_2$ TFT at a fixed V_D of 2V during the stress test.	61
Figure 4.1: Schematic view of the device structure.....	66
Figure 4.2: Thermal gravimetric analysis (TGA) and differential thermo-gravimetric analysis (DTA) curves of precursor powder a) LiInO_2 and b) LiGaO_2	67
Figure 4.3: GIXRD analysis of a) LiInO_2 and b) LiGaO_2 thin film at 550°C annealing temperature and GIXRD analysis of c) LiInO_2 and d) SnO_2 thin film at 500°C annealing temperatures	68
Figure 4.4: Surface morphologies (scan surface area $3 \times 3 \mu\text{m}$) of the solution-processed LiInO_2 dielectric thin films for $\text{LiInO}_2/p^+-\text{Si}$ surface a) 2-D topography b) 3-D topography,	

for $\text{LiGaO}_2/\text{p}^+\text{-Si}$ surface **c**) 2-D topography **d**) 3-D topography, and for $\text{Li}_2\text{ZnO}_2/\text{p}^+\text{-Si}$ surface, **e**) 2-D topography **f**) 3-D topography.....69

Figure 4.5: Optical transmittance spectra of the solution-processed dielectric thin film annealed at 550°C **a**) $\text{LiInO}_2/\text{quartz}$ (inset) and **c**) $\text{LiGaO}_2/\text{quartz}$ (inset), The Tauc's plot corresponding to dielectric thin film **b**) LiInO_2 and **d**) LiGaO_2 71

Figure 4.6: **a**) Leakage current density vs. applied voltage of LiInO_2 thin film annealed at 550°C with $\text{p}^+\text{-Si}/\text{LiInO}_2/\text{Al}$ device structure and capacitance vs. frequency curves of solution-processed ionic dielectric **b**) LiInO_2 **c**) LiGaO_2 and **d**) Li_2ZnO_2 72

Figure 4.7: **a**) Schematic view of the device structure, **b**) interdigitated mask with width (W) to channel length (L) ratio of 118 (23 mm/0.2 mm), **c**) photograph of actual devices with three TFT fabricated on 15 mm x 15 mm substrate, **d**) cross-sectional SEM image of TFT with LiInO_2 gate dielectric74

Figure 4.8: **a**) Output and **d**) transfer characteristics of the SnO_2 TFT with LiInO_2 dielectric annealed at 550°C , **b**) Output and **e**) transfer characteristics of the SnO_2 TFT with LiGaO_2 dielectric annealed at 550°C and **c**) Output and **f**) transfer characteristics of the SnO_2 TFT with Li_2ZnO_2 dielectric annealed at 500°C with device architecture $\text{Al}/\text{SnO}_2/\text{LiInO}_2/\text{p}^+\text{-Si}$, $\text{Al}/\text{SnO}_2/\text{LiGaO}_2/\text{p}^+\text{-Si}$ and $\text{Al}/\text{SnO}_2/\text{Li}_2\text{ZnO}_2/\text{p}^+\text{-Si}$ respectively, under n-channel operation and transfer characteristics with gate leakage current (I_D/I_G vs. V_G) under n-channel operation **g**) LiInO_2 , **h**) LiGaO_2 and **i**) Li_2ZnO_2 respectively.....77

Figure 4.9: **a**) Output and **c**) transfer characteristics of the SnO_2 TFT with LiInO_2 dielectric annealed at 550°C , **b**) Output and **d**) transfer characteristics of the SnO_2 TFT with LiGaO_2 dielectric annealed at 550°C with device architecture $\text{Al}/\text{SnO}_2/\text{LiInO}_2/\text{p}^+\text{-Si}$, and $\text{Al}/\text{SnO}_2/\text{LiGaO}_2/\text{p}^+\text{-Si}$ under p-channel operation.....78

Figure 4.10: Schematic of deep acceptor level with tin oxide (SnO_2) for **a**) In, **b**) Ga and **c**) schematic presentation of dielectric/semiconductor interfacial doping.....81

Figure 4.11: Schematic demonstration of the electrical networks for the inverter based on two identical ambipolar transistors.....83

Figure 4.12: Inverter characteristics for **a**) first and **b**) third quadrants with supply voltages (V_{DD}) of ± 1 V, respectively, and corresponding gain of the complementary inverter **c**) first and **d**) third quadrants under the supply voltages (V_{DD}) of ± 1 V.....84

Figure 5.1: Schematic illustration showing the fabricated GFET device.....89

Figure 5.2: **a**) Optical micrograph of graphene sheet transferred on $\text{p}^+\text{-Si}/\text{SiO}_2$ substrate, **b**) SEM micrograph of graphene sheet **c**) TEM image of a graphene sheet on lacey carbon-coated TEM grid where lighter region corresponds to the monolayer graphene while darker

region corresponds to the folded graphene layer, and **d**) Raman spectrum of graphene.....93

Figure 5.3: Output characteristics of graphene transistors with different channel lengths (**a-f**), respectively and transfer characteristics of graphene transistors of corresponding channel lengths (**g-l**), respectively96

Figure 5.4: **a**) Output characteristics for a Graphene field-effect transistor (GFET) using SiO₂ as a gate dielectric **b**) Capacitance vs. frequency (C-f) curve of Li₅AlO₄ dielectric thin film with a device structure of Al/Li₅AlO₄/p⁺-Si.....97

Figure 5.5: **a**) Variation of mobility with channel length **b**) Variation of a shift in Dirac point with channel length.....97

Figure 5.6: **a**) Schematic illustration of the device structure of back-gated graphene transistors, **b**) Channel length-dependent Li⁺ ion effect in graphene transistors, **c**) and **d**) Transfer characteristics of back-gated graphene transistors at V_D = -2V with different channel lengths.....98

Figure 5.7: **a**) Variation of total resistance with the different channel length, and **b**) Variation of contact resistance of device with different channel length.....100

Figure 5.8: **a**) Transconductance of the devices with channel length varies from 0.2 mm to 1.65 mm and **b**) channel length varying from 2.85 mm to 5.7 mm as a function of back-gate voltage under a bias of -2V.....102

Figure 6.1: **a**) Illustrating fabricated parallel electrode GFET Devices and **b**) schematic of the device with p⁺-Si/Li₅AlO₄/Graphene/Ag/MoOx.....106

Figure 6.2: Gas sensing experimental measurement setup.....110

Figure 6.3: **a**) Raman characteristics of the graphene sheet **b**) SEM micrograph of graphene sheet **c**) TEM image of a graphene sheet on lacey carbon-coated TEM grid where lighter region corresponds to the monolayer graphene while darker region corresponds to the folded graphene layer **d**) GIXRD (inset: UV-Vis absorbance spectrum) **e**) 2D and **f**) 3D surface morphology of p⁺-Si/Li₅AlO₄ dielectric thin film annealed at 500°C.....111

Figure 6.4: **a**) C-f and, **b**) J-V characteristics of dielectric with the structure of p⁺-Si/Li₅AlO₄/Al **c**) Output characteristics (I_D vs. V_D) and **d**) Transfer characteristics (I_D vs. V_G) of GFET.....112

Figure 6.5: Transfer characteristics in the presence of ammonia from **a**) 0 to 1 ppm and **b**) 1 to 3 ppm **c**) Variation of Dirac Voltage and **d**) change in resistivity with a concentration of gas **e**) gas response **f**) current vs. time response of ammonia gas sensor.....114

List of Tables

<i>Table 1.1: Electronic properties of common metal oxide semiconductors [60].....</i>	<i>18</i>
<i>Table 1.2: Comparison of film deposition techniques using printing and coating [5].....</i>	<i>24</i>
<i>Table 3.1: The summary of different parameters of SnO₂ TFTs using two different types of dielectric.....</i>	<i>60</i>
<i>Table 4.1: The summary of different device parameters of three SnO₂ TFTs fabricated with three different ion-conducting oxide dielectrics.....</i>	<i>82</i>
<i>Table 5.1: Summary of R_{tot} and R_C of different channel length GFETs.....</i>	<i>100</i>
<i>Table 5.2: Summary of the various parameters of GFETs device.....</i>	<i>103</i>

Abbreviations

MO	Metal oxides
BG/TC	Bottom gate/Top contact
SBA	Sodium beta-alumina
κ	Dielectric constant
AOS	Amorphous oxide semiconductor
TFT	Thin film transistor
FET	Field effect transistor
GFET	Graphene field effect transistor
SLG	Single layer graphene
LET	Light-emitting transistor
MIM	Metal insulator metal
ICMO	Ion conducting metal oxide
XRD	X-ray diffraction
GIXRD	Grazing incidence X-ray diffraction
AFM	Atomic force microscope
MIM	Metal insulator metal
RMS	Root-mean-square
SEM	Scanning electron microscope
QD	Quantum Dot
TGA	Thermogravimetric analysis
DTA	Differential thermal analysis
UV	Ultraviolet
I-V	Current voltage

SEM	Scanning electron microscope
TEM	Transmission electron microscope
CVD	Chemical vapour deposition
MFC	Mass flow controller
C-f	Capacitance frequency
AMLCD	Active-matrix liquid crystal displays
AMOLED	Active-matrix organic light-emitting diode
SnO ₂	Tin oxide
PbS	Lead Sulfide
Si ⁺⁺	Heavily doped p-type silicon
EDT	1,2-ethanedithiol
CMOS	Complementary metal-oxide-semiconductor
C	Capacitance
d	Thickness of dielectric
I _D	Drain current
I _G	Gate current
V _D	Drain voltage
W/L	Channel width to length ratio
V _G	Gate voltage
V _{Th}	Threshold voltage
V _D	Dirac voltage
R _S	Sheet resistance
R _C	Contact resistance
R _{tot}	Total resistance
<i>g_m</i>	Transconductance

g_N	Normalized Transconductance
SS	Subthreshold swing
μ	Mobility
E_g	Band gap
h	Planck's constant
N_{ss}	Interfaces states

PREFACE

Modern display technology requires higher resolution, wide area, mechanical flexibility, optical transparency, and lower cost. Over time enormous size cathode ray tube (CRO) based display has been replaced by an active matrix light-emitting display (AMLED). Active matrix display and Passive matrix display are the two main types of flat panel display technology. Up to the present time, active-matrix flat panel displays (AM-FPDs) have conquered the bigger market, and that has been developed as an active matrix thin film transistor (TFT) since 1995. The flat-panel LED-based display is thin, light-weight and has the ability to produce high-resolution images which are very useful in many application such as television, monitors, smartphones, laptops, and the portable device. TFTs are the backbone of active matrix display technology and works as a driver (switching device) to drive a pixel in display 'on' (light) or 'off' (dark), therefore, development of low-cost TFT is urgently required. Because of their high carrier mobility and easy manufacturing process, metal oxide TFT may be one ideal choice for this application. In 1940, Bell Telephone Laboratories demonstrated the first working example of a transistor while Weimer at RCA Laboratories recognized the first working thin-film transistor (TFT) in 1962. Thin-film transistors are basically three-terminal metal oxide field effect transistor devices. In a TFT structure, the dielectric layer is sandwiched between the gate electrode and the semiconductor. The charge flow through the semiconducting layer between the source and drain electrodes can be modulated by the gate bias, which induces polarization in the dielectric layer. Thin-film transistors are constructed using three main components; namely, i) a dielectric layer, ii) a semiconducting material, and iii) metallic electrodes (source (S), drain (D), and gate (G)). Dielectric, active channel layer, and their manufacturing process play a very important role in

the performance of thin-film transistors. There are various vacuum-based techniques for making thin-film transistors, e.g., sputtering, molecular beam epitaxy (MBE), chemical, and atomic vapor depositions. While the use of vacuum-based technology can deposit high quality of thin films, these techniques are cost capital and complex. An alternative approach is solution process techniques, which are very simple, convenient, and cost-saving. Solution-processed MO_x dielectric materials have been widely studied due to their high-k values, excellent optical transparency, and chemical/environmental stability. Moreover, their main function as a gate dielectric layer in TFTs, high-k dielectrics, also plays a very crucial role in the capacitor and memory devices. In this concern, SiO₂ is the standard gate dielectric because it makes high-quality film without defect (free from the pinhole, impurity) in the form of native oxide with silicon substrates, which is easily deposited through thermally grown. SiO₂, having nearly perfect properties for a gate insulator: high bandgap and electrical resistivity, outstanding Si-SiO₂ interface, least defect density in bulk, and high crystallization temperature. However, one main drawback of this dielectric is its lower dielectric constant (κ), and due to this issue, metal oxide thin film transistor requires high operating voltages that limit its application to low power electronics. Relatively, high-k AlO_x dielectric is a better choice for oxide electronics has been prepared by using various aluminum sources such as aluminum nitrate, aluminum acetylacetonate, aluminum chloride, Zirconium and hafnium oxides (HfO_x) constitute another class of most-studied high-k oxide dielectrics that are used for low voltage TFT. Subramanian and co-workers reported high-performance all solution-processed MO_x electronics using these high -k dielectrics. Alternatively, Katz and co-workers proposed a novel approach by incorporating ionic dopants into MO_x lattices to enhance the k value of host dielectric material dramatically.

However, the processing temperature of this ionic dielectric is very high ($>800\text{ }^{\circ}\text{C}$), which is required to lower significantly for flexible electronics. Moreover, this ionic dielectric is mostly studied for n-channel TFT fabrication. Although for typical electronics applications, we need both n-channel and p-channel TFT. Therefore, the development of low voltage p-channel TFT is also required.

Keeping those requirements in mind, in this thesis work, we have focused on the development of different ion-conducting gate dielectrics, which required lower processing temperature and can be suitable for p- and n-channel metal oxide TFT fabrication.

Three new ion-conducting gate dielectrics have been developed by the sol-gel route and have been successfully used as a gate dielectric in metal oxide thin film transistor. These three ion-conducting dielectrics are Li_2ZnO_2 , LiInO_2 , and LiGaO_2 . In these dielectrics, Li_2ZnO_2 was assumed to possess a hexagonal structure while LiInO_2 and LiGaO_2 have the tetragonal structure. Owing to this Li^+ ion conductivity, a high-capacitive thin film can be produced with these three ion-conducting dielectrics, which is a key factor in the development of low-voltage TFTs. Finally, using these dielectrics, high-performance transistors were fabricated that required $\leq 2\text{ V}$ operating voltage with high carrier mobility and good on/off ratio.

Metal oxide semiconductors are commonly n-type in nature. However, SnO_2 can show ambipolar nature, in case it's doped in a proper way. In this thesis work, a p-type doping SnO_2 channel semiconductor has been made from the dielectric/semiconductor interface and has been utilized to develop high carrier mobility balanced ambipolar oxide-transistor. To introduce this interfacial-doping, a bottom-gate top-contact TFTs have been fabricated by using two different ion-conducting oxide dielectrics which contain trivalent atoms like

indium (In) and gallium (Ga). These ion-conducting dielectrics are LiInO_2 and LiGaO_2 , respectively, containing mobile Li^+ ion. During SnO_2 thin film fabrication on top of those ionic dielectrics, the trivalent atoms allow p- doping to the dielectric/semiconductor interfacial SnO_2 layer to introduce the hole conduction in the channel of TFT. Our comparative electrical data indicates that TFTs with LiInO_2 and LiGaO_2 dielectric is ambipolar in nature. Most interestingly, by using LiInO_2 dielectric, we are capable of fabricating 1V balanced ambipolar TFT with a high electron and hole mobility values of $7 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ and $8 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ respectively with an on/off ratio $>10^2$ for both operations which have been utilized for low-voltage CMOS inverter fabrication.

In the last fifteen years, a large number of literature has been published on graphene TFT; those are mostly fabricated through an expensive lithography process. Moreover, it required a very high gate voltage to get the variation channel current, and it's hard to get a saturation drain current. Because of that limitation, until now, graphene TFT are not used for common electronics. In this thesis work, we have fabricated large channel length (up to 5.7 mm) graphene field-effect transistors (GFETs) through a simple, cost-effective method that required thermally evaporated source-drain electrode deposition, which is less cumbersome from the conventional wet-chemistry based photolithography. The semiconducting nature of graphene has been achieved by utilizing the Li^+ ion of Li_5AlO_4 gate dielectric, which shows current saturation at a low operating voltage ($\sim 2\text{V}$). The length scaling of these GFETs has been studied with channel length variation within a range from 0.2 mm to 5.7 mm. It is observed that the GFET of 1.65 mm channel length shows optimum device performance with good current saturation. This particular GFET shows the 'hole' mobility of $312 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ with on/off ratio 3. For comparison, GFET has been fabricated in the same geometry by

using conventional SiO₂ dielectric that doesn't show any gate-dependent transport property, which indicates the superior effect of Li⁺ of the ionic gate dielectric on current saturation.

For an application as chemical gas sensor, our developed large-area graphene TFT, we have fabricated a GFET with a large channel length of 450 μm. The device characteristics are shown excellent low operation behavior within 2V, which is paving the path for portable TFT based chemical gas sensors. The fabricated device has also been tested for very low concentration ammonia under ambient environment conditions at 25 °C temperature, which shows the enormous potential for ammonia sensing for real-life applications. The average response time and recovery time of this GFET based sensor is ~40 sec and ~120 sec, respectively. A large change in Dirac point variation from 1.4V to 0.7V indicates its high sensitivity in the ammonium atmosphere.

At the end of the thesis, we discussed the main findings of the present work and listed a few suggestions for future investigations.

List of journals and books used to bind up the thesis has been given at the end of the thesis as references.

