TCAD Simulation Based Device and Circuit-Level Performance Analysis of Source Pocket Engineered GaSb/Si Heterojunction Vertical TFETs



Thesis submitted in partial fulfillment for the Award of Degree

Doctor of Philosophy

By Manas Ranjan Tripathy

DEPARTMENT OF ELECTRONICS ENGINEERING
INDIAN INSTITUTE OF TECHNOLOGY
(BANARAS HINDU UNIVERSITY)
VARANASI- 221005
INDIA

Roll No. 17091026



