


CERTIFICATE

This is to certify that the thesis entitled "*Switched Impedance Source Based Series Parallel Topologies with Multiple AC and Single DC Outputs*" which is being submitted by "*Shri Prakash Sonkar*" has been carried out under my supervision and that this work has not been submitted elsewhere for a degree.


It is further certified that the student has fulfilled all the requirements of Comprehensive Examination, Candidacy and SOTA for the award of Ph.D. Degree.



Supervisor

Dr. Vivek Nandan Lal

Associate Professor
Department of Electrical Engineering
Indian Institute of Technology (BHU)
Varanasi - 221005



Co-Supervisor

Dr. Rajeev Kumar Singh

Associate Professor
Department of Electrical Engineering
Indian Institute of Technology (BHU)
Varanasi - 221005

DECLARATION BY THE CANDIDATE

I, **Shri Prakash Sonkar**, certify that the work embodied in this thesis is my own bonafide work and carried out by me under the supervision of "**Dr. Vivek Nandan Lal**" and "**Dr. Rajeev Kumar Singh**" at the "**Department of Electrical Engineering**" Indian Institute of Technology (BHU), Varanasi. The matter embodied in this thesis has not been submitted for the award of any other degree/diploma. I declare that I have faithfully acknowledged and given credits to the research workers wherever their works have been cited in my work in this thesis. I further declare that I have not willfully copied any other's work, paragraphs, text, data, results, etc., reported in journals, books, magazines, reports dissertation, thesis, etc., or available at websites and have not included them in this thesis and have not cited as my own work.

Date: 25/02/2022

Place: Varanasi

Shri Prakash
Sonkar

Shri Prakash Sonkar

(Roll No: 16081011)

CERTIFICATE BY THE SUPERVISOR

It is certified that the above statement made by the student is correct to the best of my knowledge.

Dr. Vivek Nandan Lal
25/02/2022
Supervisor

(Dr. Vivek Nandan Lal)

Dr. Rajeev Kumar Singh
25/2/22
Co-Supervisor

(Dr. Rajeev Kumar Singh)

25.02.2022
Head of Department

Department of Electrical Engineering

आचार्य व विभागाध्यक्ष / PROFESSOR & HEAD
विद्युतीय अभियांत्रिकी विभाग / Department of Electrical Engineering
भारतीय प्रौद्योगिकी संस्थान / Indian Institute of Technology
(केशरी हिन्दू विश्वविद्यालय) / (Banarus Hindu University)
Varanasi, U.P. (INDIA)

COPYRIGHT TRANSFER CERTIFICATE

Title of the Thesis: Switched Impedance Source Based Series Parallel Topologies with
Multiple AC and Single DC Outputs

Name of the Student: Shri Prakash Sonkar

COPYRIGHT TRANSFER

The undersigned hereby assigns to the Indian Institute of Technology (Banaras Hindu University) Varanasi all rights under copyright that may exist in the and for the above thesis submitted for the award of the "Doctor of Philosophy".



Date: 25/02/2022

Shri Prakash Sonkar

Place: Varanasi

(Roll No: 16081011)

Note: However, the author may reproduce or authorize others to reproduce material extracted verbatim from the thesis or derivative of the thesis for the author's personal use provided that the source and the Institute's copyright notice are indicated.

DEDICATION AND ACKNOWLEDGMENT

This work is the culmination of six year of work (2016-2022) in the Department of Electrical Engineering, Indian Institute of Technology (Banaras Hindu University) Varanasi, India. There are numerous people I want to thank for contributing to this work.

First and foremost, I would want to express my gratitude to my supervisors **Dr. V. N. Lal** and **Dr. R. K. Singh**, for allowing me to work in his laboratory, having the faith in me and constantly encouraging me to push harder towards excellence. Their guidance helped me in all the time of research and writing of this thesis. I could not have imagined having such better supervision and mentor for my Ph.D. study. Thank you, Sir for all your help and support.

Prof. R. Mahanty, I thank you for being an incredible mentor and for all of your suggestions and encouragement during my study.

Besides my supervisors, I would like appreciates the members of my research progress evaluation committee **Dr. Sanjay Kumar Singh**, Professor & Head of the department of Department of Computer science & Engineering and **Prof. R. Mahanty**, Department of Electrical Engineering, for their encouragement, insightful feedback and critical comments, which pushed me to think more critically about my work.

I would like to thank **Prof. R. K. Pandey**, Head of the Department of Electrical Engineering for his help on various occasion. I would like to thank **Prof. D. Singh and Prof. R. K. Mishra**, Department of Electrical Engineering, for his support and suggestions on various situation. Moreover, I am highly obliged to owe my sincere thanks to the technical, non-technical and administrative staff of the Electrical Engineering Department, who helped me during this research work.

I also would like to express my gratitude to my seniors Dr. Vinod Kumar Bussa and Dr. Anish Ahmad for showing faith in me, pointing me in the right direction, helping me in various experimental work and constant encouragement throughout my doctoral studies.

I would like to thank my juniors, seniors, friends and well-wisher who are the part of my Ph.D. It is very difficult to mention their name here because of a long list. I want to thank them with supreme morality (B.tech, M.tech and Ph.D. student of IIT (ISM) Dhanbad and IIT (BHU) Varanasi) because without them it is not possible to reach this point. They have been travelling with me since July 2014 until today to complete my Ph.D.

I thank to my best friends Harigovind, Jitendra Kumar, Dr. Varun Sonkar, Dr. Sarvesh Yadav and Dr. Rishi Ram for sticking by me and giving me unconditional support and encouragement throughout my undergraduate, master's and doctoral studies.

Finally, but certainly not least, I want to convey my heartfelt thanks to my parents, brothers, sisters, and wife for their unwavering support and encouragement as I pursued my aspirations. They are amazing and make several sacrifices so that I can concentrate on my studies; for this, I am eternally thankful.

A handwritten signature in blue ink that reads "Shri Prakash Sonkar". The signature is written in a cursive style with some flourishes.

(Shri Prakash Sonkar)

*Dedicated to my parents and
wife Sadhana.*

ABSTRACT

In the last few decades, the energy demand of an exploding population and a growing global economy has skyrocketed. Therefore, conventional and non-conventional energy resources are used to fulfil the increased energy demand. Conventional energy resources or fossil fuels include coal, oil, gas and nuclear energy and these are the basic source of electricity. The national electric grid in India has a total installed capacity of 384.12 GW out of which about 147.28 GW (i.e. 37.3%) power is contributed by renewable energy resources (i.e. wind, solar, biogas and small hydropower) and 240.84 GW (i.e. 62.7%) by non-renewable energy resources. Due to the good availability of coal in India, the major portion of non-renewable energy (62.7%) is contributed by the National thermal power plant (NTPC). Instead of NTPC, the steel industry also uses a significant amount of coal. While coal has the potential to be a fantastic source of energy, it also has several disadvantages. The most significant disadvantage of coal is its poor environmental impact. Coal-fired power stations contribute significantly to air pollution and greenhouse gas emissions. Coal combustion emits sulphur dioxide, a hazardous chemical connected to acid rain, in addition to carbon monoxide and heavy metals like mercury. Due to these disadvantages, most of the industry moving towards renewable energy resources (RESs), which are freely available.

Therefore, using renewable energy resources (RESs), the above-mentioned problem can be easily coped up. The RESs include sunlight, wind, rain, tides and geothermal. Due to more contribution of power, less installation and low cost, and pollution-free, solar PV is best suited for residential and commercial AC power distribution. However, it is unable to match the required DC/DC or DC/AC outputs bus voltage alone. It is also unable to fulfill the load demand by the distribution systems as they have low voltage at the output. Therefore, to match and fulfill the demands an intermediate converter is needed which can operate at a higher duty cycle. However, operating the converter at a higher duty cycle will lead to poor performance

due to more losses. The other option to achieve the high gain or desired voltage is to increase the number of stages of the converter. This will reduce stresses on the components and improve the performance of the converters however, due to more number of stages, efficiency will reduce and result in lower power density. To get multiple outputs various converters are needed, which results in more weight, volume and cost. This will also lead to lower power density and more losses consequently the decreased overall efficiency.

The z source inverter (ZSI) has the capability to boost the voltage and perform the operation of DC-AC power conversion in a single stage. However, it has a discontinuous input current, which requires an input filter. Using input filter results in lower power density, more weight, volume and cost which make the system more bulky and costly.

Therefore, to overcome the above disadvantages multi-output converters (MOCs) are have become potential options due to the following advantages:

1. A multi-output converter should have a continuous input current so that the requirement of an input filter can be eliminated.
2. The number of passive components should be less.
3. A multi-output converter should be a single-stage converter.
4. Similar to quasi Z source inverters, MOCs should have a good EMI noise immunity.
5. Because renewable energy sources such as solar PV provide less voltage, the converter should have a strong boost inversion capability.
6. For good reliability, MOCs should have inherent shoot-through protection capability and higher power density.
7. MOCs should be capable of buck-boost operations.
8. To avoid losses, total harmonic distortion and achieve high voltage gain in MOCs, converters should not operate at an extreme shoot-through duty cycle.

9. Transformer-based topologies consist of magnetic cores which results in more weight, volume and cost of the converter. It has lower efficiency due to leakage inductance. Therefore, non-isolated converters are more suitable for microgrid applications.

The series parallel converters proposed in the thesis have all the properties of multi output converters. They are capable of providing multiple regulated AC and single DC outputs simultaneously. There are four types of the series-parallel converters with multiple outputs, which is given as follows:

- (2) Single-phase series-parallel converters with regulated multiple AC outputs.
- (3) Three-phase quasi-Z source inverters with regulated multiple AC outputs for the application of microgrids and three-phase residential loads.
- (4) Single-phase series-parallel converters with regulated multiple AC and single DC outputs.
- (5) Diode-assisted switched LC qZSI network-based multi-output series-parallel topologies for microgrid applications.

The design and implementation of the above-proposed converters and their application are presented in this thesis. The proposed converters are suitable for various DC-DC and DC-AC power conversion in a single stage with the buck-boost operation for the application of microgrids.

In general, the overall contribution of the thesis is summarised as follows:

1. The first proposed converter is a single-phase series-parallel converter with multiple regulated AC output. The proposed converter can supply multiple regulated AC outputs simultaneously. It has two variants, i.e., series and parallel. It is capable of supplying multiple AC outputs with constant voltage and variable current with parallel version of the proposed converter. Similarly, series version is capable of supplying multiple AC

outputs with constant current and variable voltage. Since it is a single-stage power conversion converter, hence it has a higher power density with reduced passive component counts. It can supply more than one load demand at a time using its multiple output features. The proposed converters are verified for two single-phase inverter units. The detailed steady-state analysis, mathematical modelling and simulation are presented to validate the proposed concept.

2. The second proposed converter is a three-phase quasi-Z source inverter with regulated multiple AC outputs for microgrid and three-phase residential load application. It is developed by replacing the main switch of the quasi-Z source inverter with n number of series parallel-connected three-phase inverters. It can supply n number of three-phase AC outputs simultaneously. The suggested inverters inherit advantages such as inherent shoot-through protection, misgating of switches and buck-boost output capability because they are based on quasi impedance source inverters. These inverters' output power can be supplied into the microgrid, three-phase residential loads and industry simultaneously. To bring out the features of the suggested inverters, detailed mathematical modelling, steady-state and dynamic evaluations are carried out.
3. To supply n number of AC along with single DC outputs simultaneously, a third converter with title single-phase series-parallel converters with multiple AC and single DC outputs are presented. The proposed converters are formed by connecting n number of single-phase inverters in series and parallel mode to the main switch of the single-phase quasi-Z source inverter. Since it is derived from a quasi-Z source inverter, therefore, it inherits all the properties of the quasi-Z source inverters. Its outputs can be used for the domestic and home appliances simultaneously without using any extra adopter or regulator. The proposed converter can fulfill two AC and single DC load demands at a time. It can operate with different voltages and frequencies (50 and 60

Hz). The detailed steady-state analysis, mathematical modelling and simulation are presented to validate the proposed converters.

4. The fourth converter with n number regulated three-phase AC along with single DC outputs with buck-boost capability for the application of modern futuristic houses, three-phase residential load, and microgrid are presented. It can supply two three-phase regulated AC along with one DC outputs simultaneously for the application of microgrid and DC power distribution. A single-stage power conversion converter results in less weight, volume and cost. Since it is a single-stage converter, it uses a lesser number of passive components. Being a single-stage converter, it has a compact size and hence higher power density. In the parallel converters, the DC output voltage 380 V has been used. This is relatively high voltage and hence highly effective grounding and protection are required. Similarly, in series mode converters the DC output voltage is 325 V which is equal to the peak of the AC phase voltage. The dc-link voltage of standard single-phase power supply with diode bridge input is 325 V. As a result, existing supplies will work with this dc voltage level. Hybrid pulse width modulation (PWM) with the constant frequency shoot-through technique is used to control the proposed topologies. The PWM signals are generated by a 32 bit TMS320F28335 DSP operating with a clock frequency of 150 MHz. All the converters are simulated using MATLAB 2017b software. The hardware system consists of an impedance network, DC network, two three-phase inverters, LC filter and a DSP kit. The three-phase AC outputs are loaded with six 20 Ω loads in a Y- connection and DC output is loaded with a 100 Ω . Finally, 2.18 kW and 2.02 kW prototypes for parallel and series versions are developed in the laboratory to validate the performance for two AC and one DC outputs. The measured efficiency of the parallel and series version of the proposed topology is 90.01% and 89.95% respectively.

TABLE OF CONTENTS

	Page
List of Tables	XII
List of Figures	XIII
Nomenclature	XIX
1 Introduction	1
1.1 Background and Motivation	1
1.1.1 Power Generation in India	1
1.1.2 Pros and Cons of the Renewable Energy Resources	3
1.1.3 Microgrids	4
1.1.4 AC, DC and Hybrid Microgrids	4
1.1.4.1 Need of Multi Outputs Converters in Microgrids.....	7
1.1.4.2 Desired characteristics for Multi Output Converters	8
1.2 Literature Review	12
1.3 Research Gap with Existing Multi Outputs Converters	13
1.4 Objective of the Thesis.....	14
1.5 Organization of the Thesis	16
2 Quasi-Z-Source Series-Parallel Multi-Output Inverters	17
2.1 Introduction	17
2.2 Single-Phase Q-Z Source Series-Parallel Converters with Multi AC Outputs	17
2.2.1 Proposed QSPMO Inverters Schematics	18
2.3 Operation of the Proposed QSPMO Inverter	19
2.3.1 Shoot-Through State	19
2.3.2 Power State	21
2.3.3 DC Boost Factor (B) and AC Voltage Gain.....	24
2.4 AC Power Expression for the Proposed Inverters.....	25
2.4.1 AC Power Expression of the Proposed Parallel Mode Inverters	25
2.4.2 AC Power Expression of the Proposed Series Mode Inverters.....	26
2.5 Voltage and Current Stresses on the Component.....	27
2.6 Design of Passive Components	28

2.6.1	Design of Inductance L_1 and L_2	29
2.6.2	Design of Capacitance C_1 and C_2	30
2.7	PWM Control Technique for the Proposed QSPMO Inverters.....	31
2.8	Controller Design for the Proposed QSPMO Inverters	34
2.9	Verification of the Proposed QSPMO Inverters	35
2.9.1	Verification of Proposed Parallel Mode Inverters	35
2.9.1.1	Steady State Response at Different Reference voltages	37
2.9.1.2	Dynamic Response at Same Reference Voltage	39
2.9.1.3	Dynamic Response at Different Reference Voltage	40
2.9.1.4	Dynamic Response During Boost-Buck Operation at Different Reference voltages	42
2.9.2	Verification of Proposed Series Mode Inverters.....	41
2.9.2.1	Dynamic Response of Series Mode Inverters	44
2.10	Conclusion.....	45

3 Quasi-Z-Source Series-Parallel Multi-Output Inverters Topologies for Three-Phase Microgrid Applications..... 46

3.1	Introduction	46
3.2	Three-Phase QSPMO Inverters Topologies with Regulated Multiple AC Outputs for Microgrid Applications and Three-Phase Residential Load	46
3.2.1	Proposed Three-Phase QSPMO Inverters Circuits	47
3.2.2	Operational Analysis of the Proposed Inverters	48
3.2.2.1	Shoot-through Interval	48
3.2.2.2	Power Interval	50
3.2.3	Variation of AC gain and Boost Factor (B) with Respect to Modulation Index (M) and Shoot-Through Duty Cycle (D)	53-54
3.3	AC Power Expression for the Proposed Three-Phase Inverters.....	54
3.3.1	Parallel Mode Operation of the Proposed Topology	54
3.3.2	Series Mode Operation of the Proposed Topology.....	55
3.4	Switching Stress of the Proposed 3- Φ QSPMO Inverters.....	56
3.5	Pulse Width Modulation for the Proposed Inverters	58
3.6	Controller for the Proposed QSPMO Topologies	60
3.7	Experimental Verification of the Proposed Topologies	61

3.8	Parallel Mode of the Proposed Inverters	62
3.8.1	Steady-State Response of Proposed Parallel Mode Inverters with Equal Reference Voltages	63
3.8.2	Steady-State Response of Proposed Parallel Mode Inverter with Different Reference Voltages	65
3.8.3	PWM Signals of the Proposed Parallel Mode Inverters with Equal Reference	65
3.8.4	Dynamic Response of Proposed Parallel Mode Inverters with the Same Reference Voltages	66
3.8.5	Dynamic Response of Proposed Parallel Mode Inverters with Different Reference Voltages	68
3.9	Series Mode of the Proposed Inverters.....	70
3.9.1	Dynamic Response of Proposed Series Mode Inverters	72
3.10	Efficiency Analysis of the Proposed Inverters	72
3.11	Conclusion.....	74

4 Diode Assisted Switched LC Quasi-Z-Source Series-Parallel Hybrid Converters with Multi AC and Single DC Outputs

.....		76
4.1	Introduction	76
4.2	Proposed QSPHCs with Single-Phase with Multiple AC and Single DC outputs....	77
4.3	Circuit Operation.....	78
4.3.1	Shoot-Through (ST) Interval	78
4.3.2	Power Interval	81
4.3.3	DC Voltage Gain.....	83
4.3.4	Derivation of AC Voltage Gain	84
4.4	Mathematical Expression for AC and DC Power	85
4.4.1	AC and DC Power for the Parallel Version Converters.....	85
4.4.2	AC and DC Power for the Series Version Converters	86
4.5	Voltage and Current Stresses	87
4.6	Passive Components Design	88
4.7	Hybrid Pulse Width Modulation (HPWM) Technique	90
4.8	Close-Loop Implementation for the Proposed Converters.....	92

4.9	Verification of the Proposed Converters	92
4.9.1	Simulation of the Proposed Parallel Version Converter (Dual AC with Single Boost DC Outputs Simultaneously)	93
4.9.1.1	Steady-State Results at Same Reference AC Voltage ($V_{ref} = 125$ V)	94
4.9.1.2	Steady-State Results at Different Reference Voltage (V_{ref})	95
4.9.1.3	Dynamic Results at Same Reference Voltage ($V_{dcref} = 380$ and $V_{ref} = 125$ V)	97
4.9.1.4	Dynamic Results with Different Reference Voltage ($V_{ref1} = 125$ and $V_{ref2} = 100$ V)	99
4.9.1.5	Dynamic Results with Buck-Boost and Different Frequencies Operation.....	100
4.9.2	Simulation of the Proposed Series Version of QSPHCs (Dual AC with Single Boost DC Outputs Simultaneously)	101
4.9.2.1	Dynamic Response of Series Version by Changing the Reference Voltage (V_{ref})	103
4.10	Conclusion.....	103

5 Three-Phase Multi AC Quasi-Z-Source Series-Parallel Hybrid Converter Topologies for Microgrid Application . 105

5.1	Introduction	105
5.2	Proposed Series Parallel Topologies	106
5.3	Operating Principle, Circuit Analysis and Boost Factor of the Proposed QSPHC Topologies.....	108
5.3.1	Shoot-Through State	108
5.3.2	Non-Shoot-Through State	110
5.4	AC and DC Power Expression for the Proposed Topologies.....	113
5.4.1	Proposed Parallel Version Topologies	113
5.4.2	Proposed Series Version Topologies	114
5.5	Voltage/Current Stresses of the Components and Cost Analysis of the Proposed QSPHC Topologies	115
5.6	Comparative Analysis amongst Existing Topologies and Proposed QSPHC Topologies.....	117
5.7	Control Strategy for the Proposed Topologies	119
5.7.1	Hybrid PWM Technique for the Proposed Topologies	119

5.7.2	Closed loop Control Strategy for the Proposed Topologies	121
5.7.3	PWM Signals and Operation of the Proposed Topologies with Multiple Units for Different Voltages and Frequencies	122
5.8	Verification of the Proposed QSPHC Topologies.....	123
5.8.1	Verification of Proposed Parallel Version Converters (Regulated Dual AC and Single DC Outputs)	125
5.8.1.1	Steady-State Results of the Proposed Parallel Version Converters	125
5.8.1.2	Dynamic Response of the Proposed Parallel Version Converters	130
5.8.1.3	Dynamic Response of the Proposed Parallel Version Converters with Different AC Reference Voltages	132
5.8.2	Verification of Proposed Series Version Converters (Regulated Dual AC and Single DC Outputs)	133
5.8.2.1	Steady State Result of the Proposed Series Version Converters.....	133
5.8.3	Efficiency and Power Loss Analysis of the Proposed Topologies	135
5.9	Conclusion.....	140
6	Conclusion and Future Scope.....	141
6.1	Conclusion.....	141
6.2	Future Scope of the Proposed Work	143
	Bibliography	145-153
	List of Publications	154

LIST OF TABLES

TABLES	Page No.
1.1 Pros and cons of different renewable energy resources	3-4
2.1 Voltage stress of each components in different intervals	28
2.2 Current stress of each components in different intervals	28
2.3 List of parameters with their attributes	35
3.1 Voltage stress of each components in different intervals	57
3.2 Current stress of each components in different intervals	57
3.3 List of parameters with their values	62
4.1 Voltage and current stresses of the components.....	88
4.2 List of parameters with their attributes	93
5.1 Voltage and current stresses of the proposed topologies.....	115
5.2 Cost of two single unit individual converters.....	117
5.3 Cost of proposed converters with two units	117
5.4 Comparison among previously reported and proposed topologies	118-119
5.5 Components list of the proposed topologies	124
5.6 Efficiency of the various hybrid converters	139

LIST OF FIGURES

Figures	Page No.
1.1 Percentage contribution of renewable and non-renewable energy resources in power generation	2
1.2 Percentage contribution of renewable energy resources in power generation	3
1.3 Single line diagram of a microgrid	5
1.4 Block diagram representation of conventional hybrid multi-output converters	7
1.5 Equivalent circuit of single input dual DC/DC converter	10
1.6 Boost-derived dual output hybrid converter.....	11
1.7 Minimum phase dual output hybrid converter	12
1.8 QZSI Based Buck-boost hybrid converter with dual DC and single AC outputs .	12
2.1 Schematic of the proposed (a) parallel and (b) series mode inverters with multi AC outputs	19
2.2 Schematic of the proposed inverters (a) parallel, (b) series mode converters and (c) equivalent circuit diagram during shoot-through state.	20
2.3 Schematic of the proposed inverters (a) parallel, (b) series mode inverters and (c) equivalent circuit diagram during power state	22
2.4 Schematic shows variation of (a) boost factor (B) w.r.t shoot-through duty cycle (D_s), (b) AC gain (G) w.r.t. modulation index (M), (c) AC gain (G) w.r.t. M and D_s and (d) operating region of the proposed converters.....	25
2.5 Schematic of modulation scheme for proposed single-phase multi-output inverters (a) Implementation of Pulse width modulation logic, (b) switching pulses of inverter unit 1 with $V_{ref} = 70$ V, (c) switching pulses of inverter unit 2 with $V_{ref} = 50$ V during parallel mode operation.....	32, 33
2.6 Control strategy for the proposed inverters.....	34
2.7 Overall concept for the proposed inverters	35
2.8 Steady state simulation result during parallel mode operation of the proposed inverters (a) input voltage (V_{in}) and switch node voltage (V_{pn}) with inductors current, (b) capacitor voltages with V_{in} and diode voltage (V_{D1}), (c) switch node voltages with V_{in} and V_{D1} , (d) phase a voltages and currents of inverter unit 1 and 2.....	36

2.9	Steady state result during parallel mode operation (a) input voltage (V_{in}) and phase a voltages (V_{a1} and V_{a2}) of unit 1 and 2 with phase a current (i_{a1}) of unit 1, (b) phase a voltage and currents of unit 1 and 2 with V_{in} at same $V_{ref} = 70$ V AC peak.....	37
2.10	Steady state result of the proposed converters at different V_{ref} (a) and (b) buck operation of unit 1 and 2 at $V_{ref} = 70$ V and 50 V and vice versa, (c) and (d) buck-boost operation at $D_S = 0.4$ with V_{in} of inverter unit 1 and 2 at $V_{ref} = 100$ V and 70 V and vice versa	38
2.11	PWM pulses of the proposed inverters (a) PWM pulses of leg 1 and 2 of inverter unit 1 at $V_{ref} = 70$ V, (b) PWM pulses of leg 1 and 2 of inverter unit 2 at $V_{ref} = 50$ V	39
2.12	Dynamic results at same reference voltages (a) and (b) step-up and step-down load change in unit 1 with phase a voltage (V_{a2}) of unit 2 and V_{in} , (c) and (d) step-up and step-down load change in unit 2 with V_{a1} and V_{in} during parallel mode operation	40
2.13	Dynamic result at different reference voltages (a) and (b) step-up and step-down load change in unit 1 with phase a voltage (V_{a2}) of unit 2 and V_{in} , (c) and (d) step-up and step-down load change in unit 2 with V_{a1} and V_{in} during parallel mode operation.....	41
2.14	Dynamic result during boost-buck operation at different reference voltages (a) and (b) step-up and step-down load change in unit 1 with phase a voltage (V_{a2}) of unit 2 and V_{in} at $V_{ref} = 100$ and 70 V during parallel mode operation.....	42
2.15	Steady state simulation result during series mode operation of the proposed inverters (a) input voltage (V_{in}) and switch node voltage (V_{pn}) with inductors current, (b) capacitor voltages with V_{in} and diode voltage (V_{D1}), (c) switch node voltages with V_{in} and V_{D1} , (d) phase a voltages and currents of inverter unit 1 and 2.....	43
2.16	Steady state simulation result of the proposed inverters (a) input voltage (V_{in}) and phase a voltages and currents of inverter unit 1 and 2, (b) phase a voltages and currents of inverter unit 1 and 2 during series mode operation.....	44
2.17	Dynamic results during series mode operation of the proposed inverters (a) input voltage (V_{in}) and phase a voltages and currents of inverter unit 1 and 2 when V_{ref} changes from 70 V to 50 V and (b) when V_{ref} changes from 50 V to 70 V	45
3.1	Proposed 3- Φ QSPMO inverters' circuit (a) Proposed parallel mode and (b) Proposed series mode 3- Φ QSPMO inverters.....	47-48

3.2	Proposed 3- Φ QSPMO inverters during the shoot-through interval (a) Proposed parallel mode inverter during the shoot-through interval, (b) proposed series mode inverter during the shoot-through interval, and (c) equivalent circuit during shoot-through interval.	49-50
3.3	Proposed 3- Φ QSPMO inverters during the power interval (a) Proposed parallel mode inverter during the power interval, (b) proposed series mode inverter during the power interval, and (c) equivalent circuit during power interval.	51-52
3.4	Variation of AC gain w.r.t. M , (b) plot between B and D , (c) 3D plot and (d) Operating region of the proposed inverters.....	54
3.5	Modulation scheme for proposed three-phase inverters (a) Control logic diagram, (b) PWM pulses of inverter unit 1 with $V_{ref} = 35$ V ($M = 0.47$), (c) PWM pulses of inverter unit 2 with $V_{ref} = 25$ V ($M = 0.33$)	59-60
3.6	Block diagram of control scheme for the proposed 3- Φ QSPMO inverters	61
3.7	Overall implementation of proposed 3- Φ QSPMO inverter topologies	61
3.8	Photograph of the experimental prototype	62
3.9	Steady-state response of proposed topology during parallel mode operation for equal V_{ref} for both units	63
3.10	Steady-state Response of proposed topology during parallel operation with phase voltage and current	64
3.11	Steady-state Response of proposed topology during parallel operation with phase voltage and current at different V_{ref}	64
3.12	PWM pulses of proposed topology during parallel operation.....	66
3.13	Dynamic response of proposed topology during parallel operation at same reference voltages with load change in unit 1	67
3.14	Dynamic response of proposed topology during parallel operation at same reference voltages with load change	68
3.15	Dynamic response of proposed topology during parallel operation at different reference voltage with load change in unit 1.....	69
3.16	Step up and step down dynamic response of proposed parallel mode inverter with different reference voltages	69
3.17	Steady-state response of proposed topology during series mode operation at the same reference voltage	71
3.18	Steady-state response of proposed topology during series operation with phase voltage and currents	71

3.19	Dynamic response of proposed series mode inverter	72
3.20	Steady-state response of proposed topology during parallel mode operation for equal V_{ref} for both units for calculation of efficiency	73-74
3.21	Efficiency curve for peak load (240 W output) in parallel and series mode (a) Efficiency V_s Shoot-through duty ratio (D) and (b) Efficiency V_s load resistance	74
4.1	Circuit diagram of the proposed (a) parallel and (b) series version of the single-phase series-parallel multi outputs converters	77
4.2	Circuit diagram of the proposed (a) parallel, (b) series version and (c) equivalent circuit diagram during the shoot-through interval of the single-phase hybrid multi outputs converters	80
4.3	Circuit diagram of the proposed (a) parallel, (b) series version and (c) equivalent circuit diagram during power interval of the single-phase hybrid multi outputs converters	82
4.4	The graph of (a) boost factor (B) versus shoot-through duty d , and (b) AC gain (G_{AC}) versus modulation index (m) of the proposed converters	84
4.5	The graph of (a) G_{AC} versus d and m , and (b) operating region of the proposed converters	85
4.6	Hybrid modulation scheme for proposed converters when both converters are at different V_{ref} (a) Schematic diagram of modulation scheme, (b) and (c) PWM pulses of inverter unit 1 and 2 with $V_{ref} = 125$ and 100 V, respectively	90-91
4.7	Closed loop control scheme	92
4.8	Overall concept for the proposed converters.....	93
4.9	Steady-state results of the parallel version at $V_{dcref} = 380$ V and $V_{ref} = 125$ V (a) input voltage (V_{in}), dc-link voltage (V_{pn}) and inductors current, (b) capacitor voltages with input and diode voltage, (c) diode voltages (V_{D1} and V_{D1}) with V_{in} and DC output voltage (V_{DC}), (d) diode voltage (V_{D1}), V_{pn} , V_{DC} and input voltage V_{in}	94
4.10	Steady state results of the parallel version at $V_{dcref} = 380$ and $V_{ref} = 125$ V with phase voltage and currents of the proposed converters.....	96
4.11	Show the steady state results of the parallel version at different AC reference voltages.....	96
4.12	Show the PWM signals in parallel version of converter unit 1 and 2	97
4.13	Show the dynamic results of the parallel version.....	98

4.14	Show the step-up and step-down dynamics in DC network along with AC network simultaneously while $V_{dcref} = 380$ and $V_{ref} = 125$ V in parallel version of the proposed converters.....	99
4.15	Show the (a) step-up and (b) step-down dynamics in unit 1 w.r.t. DC network, V_{in} and unit 2, (c) step-up and (d) step-down dynamics in unit 2 w.r.t. DC network, V_{in} and unit 1, while both the units are at different V_{ref}	100
4.16	Show the Buck-boost operation along with load change dynamics of AC output units in parallel version with $V_{dcref} = 500$, $V_{ref1} = 125$ V, 50 Hz and $V_{ref2} = 200$ V, 60 Hz (a) Step-up dynamics in unit 1 (b) Step-down dynamic in unit 2. (unit 1 showing voltage buck property and with unit 2 showing voltage boost property)	101
4.17	Show the steady state results of the series version at $V_{dcref} = 325$ V and $V_{ref} = 140$ V	102
4.18	Shows the dynamic results during series version of the proposed converters	103
5.1	Block diagram representation (a) conventional hybrid multi-output converter and (b) proposed topologies	106
5.2	Shows the proposed topologies in (a) Parallel and (b) series version	107-108
5.3	Shows the schematic of the (a) proposed parallel, (b) series version converters and (c) equivalent circuit in ST state	109
5.4	Show the schematic of the (a) proposed parallel, (b) series version converters and (c) equivalent circuit in NST state.....	110-111
5.5	Plots among B , D_s , m_a and G . (a) the plot between G and m_a , (b) graph between B and D_s , (c) 3d-plot between AC voltage gains (G), D_s and m_a and (d) operating region of the proposed converter topologies	113
5.6	Shows (a) diodes, capacitors voltage and (b) inductors current stresses w.r.t. ST duty cycle (D_s) of the proposed series and parallel topology.....	116
5.7	Shows Modulation scheme for the proposed topologies (a) PWM control logic, (b) PWM signals of unit 1 with $v_{ref} = 70$ V ($m_1 = 0.37$) and (c) unit 2 with $v_{ref} = 60$ V ($m_2 = 0.32$).....	120-121
5.8	The control scheme for the proposed topologies	122
5.9	Switching signals for (a) unit 1 with output voltages 70 V (peak), 50 Hz (b) unit 2 with output voltage 60 V (peak), 60 Hz	123
5.10	Overall implementation of the proposed topologies	124
5.11	Photograph of the experimental setup	124

5.12	Steady-state simulation result of the proposed parallel version converters at same reference voltage	125
5.13	Steady-state hardware result of the proposed parallel version converters at same reference voltage	127
5.14	Steady state hardware results of the proposed parallel version topology with dc-link voltages, three-phase output voltages of units 1 and 2 and output DC voltage and currents while $v_{dcref} = 380$ V and $v_{acref} = 70$ V	128
5.15	Steady state hardware results during parallel version of the proposed topologies. (a) Output DC voltage (v_{DC}), currents (i_{DC}) with v_{a1} and phase a current (i_a) of the inverter unit 1, (b) DC output voltage (v_{DC}) and i_{DC} with v_{a2} of the inverter unit 2	129
5.16	Hybrid PWM signals of (a) upper and (b) lower switches of unit 1 (c) upper and (d) lower switches of converter unit 2.	130
5.17	Dynamic results of the proposed parallel version converter	131
5.18	Dynamic result of the proposed parallel version topology with different AC reference voltages.....	132
5.19	Steady-state simulation result of the proposed series version converters while $v_{dcref} = 325$ V and $v_{acref} = 80$ V	133-134
5.20	Steady-state hardware result of the proposed series version topology while $v_{dcref} = 325$ V and $v_{acref} = 80$ V	135
5.21	Measured efficiency versus total output power curve for parallel version	136
5.22	Measured efficiency versus total output power curve for series version	136
5.23	Power loss distribution for (a) parallel and (b) series version topologies	137
5.24	Shows the efficiency comparison curve of the different converters	139

NOMENCLATURE

Symbols	Definition
AC	Alternating current
DC	Direct current
$HMGS$	Hybrid microgrid systems
$MOCs$	Multi output converters
$qZSI$	Quasi-Z-source inverter
VSI	Voltage source inverter
EMI	Electromagnetic interference
PWM	Sinusoidal Pulse width modulation
ST	Shoot-through
NST	Non shoot-through
PV	Photo voltaic
M, m	Modulation index
D, D_{st}, d	Shoot-through duty cycle
G, G_{AC}	AC gain
G_{DC}	DC gain
L	Inductor
C	Capacitor
L_f	Filter inductor
C_f	Filter capacitor
f_{sw}	Switching frequency
Hz	Frequency
V_{PN}, V_{pn}	Switch node, DC-link voltage
V_{in}	Input voltage
I_{in}, i_{in}	Input current
I_{PN}, i_{pn}	Switch node current