







*Dedicated to my Beloved  
Family*



## **CERTIFICATE**

It is certified that the work contained in the thesis titled “*SOLUTION PROCESSED PEROVSKITE OXIDES FOR METAL OXIDE THIN FILM TRANSISTOR FABRICATION*” by “*VISHWAS ACHARYA*” has been carried out under my supervision and that this work has not been submitted elsewhere for a degree.

It is further certified that the student has fulfilled all the requirements of Comprehensive, Candidacy and SOTA for the award of Ph.D. degree.

Date:

Place: Varanasi

**Dr. Bhol Nath Pal**  
**(Supervisor)**



## **DECLARATION BY THE CANDIDATE**

I, **VISHWAS ACHARYA**, certify that the work embodied in this Ph.D. thesis is my own bonafide work carried out by me under the supervision of **Dr. BHOLA NATH PAL** for a period from **July 2015** to **DECEMBER 2021** at the **SCHOOL OF MATERIALS SCIENCE AND TECHNOLOGY**, Indian Institute of Technology (Banaras Hindu University), Varanasi, India. The matter embodied in this Ph.D. thesis has not been submitted for the award of any other degree/diploma. I declare that I have faithfully acknowledged and given credits to the research workers wherever their works have been cited in my work in this thesis. I further declare that I have not willfully copied any other's work, paragraphs, text, data, results, *etc.*, reported in journals, books, magazines, reports dissertations, thesis, *etc.*, or available at websites and have not included them in this thesis and have not cited as my own work.

Date.....

Place: Varanasi

(Vishwas Acharya)

---

## **CERTIFICATE BY THE SUPERVISOR**

This is to certify that the above statement made by the candidate is correct to the best of my knowledge.

**Dr. Bhola Nath Pal**

**Supervisor**

**Dr. Chandana Rath**

**Coordinator**





## **COPYRIGHT TRANSFER CERTIFICATE**

**Title of the Thesis:** “*SOLUTION PROCESSED PEROVSKITE OXIDES FOR METAL OXIDE THIN FILM TRANSISTOR FABRICATION*”

**Candidate's Name:** Mr. Vishwas Acharya

### **Copyright Transfer**

The undersigned hereby assigns to the Indian Institute of Technology (Banaras Hindu University), Varanasi all rights under copyright that may exist in and for the above thesis submitted for the award of the *Doctor of Philosophy*.

Date:

Place: Varanasi

(Vishwas Acharya)

**Note:** However, the author may reproduce or authorize others to reproduce materials extracted verbatim from the thesis or derivative of the thesis for author's personal use provided that the source and the Institute's copyright notice is indicated.



## *Acknowledgements*

*It brings me great pleasure, at this time of retrospection, to thank all of the people who have helped me, directly or indirectly, during my time at IIT (BHU) It is not only my moral obligation but also a source of pleasure and delicacy for me to convey my deep gratitude.*

*First and foremost, I wish to express my sincere gratitude and my heartfelt thanks to Dr. Bholu Nath Pal, my Ph.D. supervisor, for his trust, thoughtful mentoring, unwavering support, and insightful ideas throughout my Research. His persistent monitoring and interest in my work will be a joyful experience for me for the rest of my life. His patience and enthusiasm for my learning cannot be adequately explained in words, and I will be eternally grateful to him.*

*I would also like to express my sincere thanks to RPEC members Prof. P. Maiti School of Materials Science & Technology, Institute of Technology (Banaras Hindu University) and Dr. Pradeep Kumar Roy, Department of Ceramic Engineering, IIT (BHU), for their fascinating advice and criticism, which encouraged me to broaden my research from numerous viewpoints. I would like to thank the coordinator of the School of Materials Science and Technology, IIT (BHU) for providing different instrumental facilities. I would like to express my sincere gratitude to Dr. Nikhil Kumar (DPGC convener) for his valuable inputs, suggestions and affectionate mannerism.*

*I wish to express deep regards to all the teachers of the Department Prof. D. Pandey, Prof. R.Prakash, Prof. P.Maiti, Dr. C. Rath, Dr. A. K. Singh, Dr. C. Upadhyay, Dr. S. K. Mishra, Dr. A. K. Mishra, Dr. Sanjay Singh and other for their kind support at all moment during the progress of my research.*

*I would like to convey my heartfelt gratitude to CIFC, IIT (BHU), Varanasi, for their assistance in carrying out the characterization of the synthesized samples. I'm also grateful to the school's staff members and the IIT (BHU) officials for their assistance in completing my thesis during my stay.*

*With a special thanks to my lab mates Dr. Anand Sharma, Dr. Satya Veer Singh, Dr. Nitesh K. Chourasia, Ms. Nila Pal, Mr. Utkarsh Pandey, and Mr. Sobhan for their suggestion and healthy discussion of my research issues.*

*I am extremely thankful to my friends and seniors Ms. Richa Pandey, Mr. Raman Hissariya, and Mr. Pawan Kumar Ojha, for their support, cooperation and sincere help in many ways as well as for making my stay here enjoyable and for their time to time encouragement during my bad situations.*

*When I think about my family, I feel a great sense of reverence. Their continuous encouragement, spiritual support, and cooperation throughout my life are indescribable. I'm grateful for their love and blessings.*

*Finally, I bow in devotion and thanksgiving to the Almighty MAHADEV, who has blessed me with such a wonderful opportunity and given me the strength to accomplish the assignment.*

Date:

Place: Varanasi

(Vishwas Acharya)

# Contents

<a href="#"><u>Acknowledgements</u></a> .....	VII
<a href="#"><u>Content</u></a> .....	IX
<a href="#"><u>List of Figures</u></a> .....	XIII
<a href="#"><u>List of Tables</u></a> .....	XVII
<a href="#"><u>Abbreviations</u></a> .....	XIXX
<a href="#"><u>PREFACE</u></a> .....	XXI
Chapter 1:Introduction and Literature Review	
1.1 Introduction.....	1
1.2 Different application Area of low operating voltage TFT.....	2
1.3 Important components of TFT.....	4
1.4 Different Device architectures of TFT.....	5
1.5 Working Principle of TFT.....	7
1.6 TFT Characterization and Extraction of important parameters.....	8
1.6.1 Mobility of TFT Devices.....	11
1.6.2 On/Off ratio of TFT Device.....	12
1.6.3 Subthreshold swing of TFT Device.....	12
1.6.4 Threshold voltage of TFT Device.....	13
1.7 High-k dielectric for low operating voltage TFT.....	13
1.8 Selection paradigm of High-k Dielectric.....	16
1.9 Oxide Perovskite as Gate Dielectric for Thin-Film Transistors.....	18
1.10 Metal Oxide Semiconductors.....	21
1.10.1 N-Type Oxide Semiconductors.....	22
1.11 Solution-Processed Thin Film Transistors.....	28
1.12 Scope and Objective of Present Work.....	35
Chapter 2:Experimental Section: Material Synthesis & Characterization, Device Fabrication and characterization.	
2.1 Material preparation.....	41
2.1.1 Preparation of $Pb_{0.8}Ba_{0.2}ZrO_3$ Dielectric.....	42
2.1.2Preparation of $SrTiO_3$ Dielectric-.....	42
2.1.3 Preparation of $BaTiO_3$ Dielectric.....	43
2.1.4 Preparation of $Li_2SnO_3$ Dielectric.....	43
2.1.5 Preparation of bilayer $TiO_2/Li_2SnO_3$ bilayer Dielectric.....	44
2.2 Preparation of IZO Semiconductor.....	44

2.2.1 Preparation of SnO <sub>2</sub> Semiconductor.....	45
2.3 Fabrication of TFT Device.....	45
2.3.1 Fabrication of IZO TFTs with Pb <sub>0.8</sub> Ba <sub>0.2</sub> ZrO <sub>3</sub> as a dielectric.....	47
2.3.2 Fabrication of SnO <sub>2</sub> TFTs with SrTiO <sub>3</sub> as a dielectric.....	47
2.3.3 Fabrication of SnO <sub>2</sub> TFTs with BaTiO <sub>3</sub> as a dielectric.....	48
2.3.4 Fabrication of SnO <sub>2</sub> TFTs with bilayer TiO <sub>2</sub> /Li <sub>2</sub> SnO <sub>3</sub> as a dielectric.....	49
2.4 Material Characterization.....	50
2.4.1 Thermal Gravimetric Analysis (TGA).....	50
2.4.2 XRD Analysis.....	51
2.4.3 UV-Visible Spectroscopy for optical Analysis.....	51
2.4.4 Atomic force microscopy for surface roughness analysis.....	52
2.4.5 Leakage current density measurement.....	52
2.4.6 Capacitance-frequency (C-f) measurements.....	53
2.4.7 Thin film transistor characterizations.....	54
Chapter 3: Solution-processed Pb <sub>0.8</sub> Ba <sub>0.2</sub> ZrO <sub>3</sub> as a gate dielectric for low-voltage metal-oxide thin-film transistor	
3.1 Introduction.....	57
3.2 Results and Discussion.....	59
3.2.1 Thermal Analysis.....	59
3.2.2 Structural properties of the powder of (Pb <sub>0.8</sub> Ba <sub>0.2</sub> )ZrO <sub>3</sub> .....	60
3.2.3 Optical properties of (Pb <sub>0.8</sub> Ba <sub>0.2</sub> )ZrO <sub>3</sub> thin films.....	61
3.2.4 Surface Morphology.....	61
3.3 Device characterization.....	62
3.4 Conclusion.....	67
Chapter 4: Solution-processed SrTiO <sub>3</sub> thin film as Gate dielectric of SnO <sub>2</sub> thin film transistor	
4.1 Introduction.....	71
4.2 Thin film transistor (TFT) Fabrication.....	72
4.3 Result and Discussion.....	74

4.3.1 Thermal Analysis.....	74
4.3.2 Structural Analysis of the Thin Film and Powder of STO Dielectric .....	75
4.3.3 Optical Properties of Dielectric SrTiO <sub>3</sub> Thin Films.....	76
4.3.4 Surface Morphology of SrTiO <sub>3</sub> and SrTiO <sub>3</sub> /SnO <sub>2</sub> Thin Films.....	77
4.3.5 Capacitance and Electrical Measurements of SrTiO <sub>3</sub> Thin Film.....	78
4.4 Thin Film Transistor Characterization.....	80
4.5 Conclusion.....	82

Chapter 5: Application of sol-gel derived BaTiO<sub>3</sub> thin film as gate dielectric of SnO<sub>2</sub> thin film transistor

5.1 Introduction.....	87
5.2 Device Fabrication.....	88
5.3 Result and Discussion.....	89
5.3.1 Thermal analysis.....	89
5.3.2 Structural properties of BaTiO <sub>3</sub> powder.....	90
5.3.3 Optical Properties of Dielectric BaTiO <sub>3</sub> Thin Films.....	91
5.3.4 Surface morphology.....	92
5.4 Device characterization.....	93
5.5 Conclusion.....	96

Chapter 6: Solution-processed low operating voltage SnO<sub>2</sub> thin film transistor by using Li<sub>2</sub>SnO<sub>3</sub> gate dielectric.

6.1 Introduction.....	99
6.2 Thin film device fabrication.....	100
6.3 Result and discussion.....	102
6.3.1 Thermal analysis.....	102
6.3.2 Structural analysis.....	103
6.3.3 Optical properties of dielectric thin films.....	104
6.3.4 Dielectric and Electrical Characterizations.....	105
6.4 Thin Film Device characterization.....	107



6.5 Conclusion.....	111
Chapter 7: Conclusion and scope for Future work	
7.1 Conclusion.....	115
7.2 Scope for Future Work.....	117
References.....	119
List of Publications.....	131

## *List of Figures*

<b>Figure 1.1:</b> Depiction of Low voltage TFT utilization in various technologies by a circular info graph.....	3
<b>Figure 1.2:</b> A schematic depiction of a) a TFT with a bottom gate and top contact configuration, and b) charge transportation in a TFT channel under an electric field.....	5
<b>Figure 1.3:</b> TFT Layouts: (a) Top-gate bottom-contact and (b) Top-gate top-contact (c) Bottom-gate top-contact; and (d) Bottom-gate bottom-contact.....	7
<b>Figure 1.4:</b> a) output and b), c) transfer characteristics of an n-type oxide TFT.....	9
<b>Figure 1.5:</b> a) The dielectric constant and band gap of well-known oxides as measured experimentally. Also depicted is the optimal property area for dielectrics. b) Schematic diagram of band offset determining carrier injection in oxide band offset.....	14
<b>Figure 1.6:</b> Selection paradigm of High-k Dielectric for TFTs.....	17
<b>Figure-1.7:</b> Steps in the chemical reaction of sol-gel a) A diagram depicting the deprotonation process between metal ions and solvent (H <sub>2</sub> O or alcohol) molecules, which results in metal hydroxides. Examples of b) hydrolysis and c) condensation processes.....	31
<b>Figure-1.8:</b> Solution-processed metal oxide thin film deposition schematic a) a depiction for densification of sol-gel thin films utilizing high-temperature annealing b) several types of end products such as sol, gel, and nanoparticles.....	31
<b>Figure 1.9:</b> Ion-conducting metal oxide thin film transistor with solution processing a) A blue dot depicts the crystal structure of the SBA dielectric ion, while red and yellow colors represent oxygen and aluminum atoms, respectively. b) Output and c) Transfer Characteristics of ZTO Transistor with Sol-gel Coated SBA Dielectric Based TFT.....	34
<b>Figure-2.1:</b> Flow chart of thin-film transistor fabrication.....	46
<b>Figure-2.2:</b> The Metal Insulator Metal device set up for C-f and I-V measurements....	53
<b>Figure 2.3:</b> Bottom gate-top contact device setup for TFT characterization.....	54
<b>Figure: 3.1:</b> a) Schematic of solution-processed metal oxide TFT b) Polarization mechanism of the dielectric film under external bias.....	58
<b>Figure: 3.2:</b> Thermal behavior of sol-gel synthesized PBZ Powder annealed at 830°C.	59
<b>Figure: 3.3:</b> XRD pattern of sol-gel synthesized PBZ powder annealed at 830°C ....	60
<b>Figure: 3.4:</b> Optical transmittance spectra of PBZ thin film annealed at 830°C.....	61
<b>Figure: 3.5:</b> (a) 2-D AFM images of PBZ film annealed at 830 °C (b) 3-D AFM images of PBZ film annealed at 830°C.....	62

<b>Figure 3.6:</b> (a) Leakage current vs. applied voltage (b) capacitance vs. frequency (c–f) measurement with MIM device structure (c) cross-sectional scanning electron microscope (SEM) image of $p^{++}$ -Si/PBZ/IZO device.....	64
<b>Figure 3.7:</b> (a) output and (b) transfer characteristics of PBZ/IZO TFT.....	66
<b>Figure 3.8:</b> Operational Stability of the dielectric and evolution of the transfer curves of dielectric annealed at 830°C (a) device structure PBZ/IZO TFT.....	67
<b>Figure 4.1:</b> Device Layouts of a) Schematic of solution-processed metal-oxide TFT b) MIM structure.....	73
<b>Figure 4.2:</b> TGA graph of SrTiO <sub>3</sub> powder.....	74
<b>Figure 4.3:</b> XRD pattern of SrTiO <sub>3</sub> Powder.....	75
<b>Figure 4.4:</b> a) Optical transmittance spectra, b) optical band gap of SrTiO <sub>3</sub> thin film annealed at 750°C .....	76
<b>Figure 4.5:</b> 2-D and 3-D Surface morphologies of the solution-processed SrTiO <sub>3</sub> dielectric thin films for (a), (b), $p^{++}$ -Si/ SrTiO <sub>3</sub> , (c),(d), $p^{++}$ -Si/ SrTiO <sub>3</sub> /SnO <sub>2</sub> .....	77
<b>Figure 4.6:</b> Variation of (a) leakage current density vs applied voltage, (b) leakage current density vs applied field, and (c) capacitance vs frequency of SrTiO <sub>3</sub> gate dielectric with MIM device architecture.....	78
<b>Figure 4.7:</b> Cross-sectional SEM image of Device with a device structure of SnO <sub>2</sub> /SrTiO <sub>3</sub> / $p^{++}$ -Si.....	79
<b>Figure 4.8:</b> (a), (b) Output and transfer characteristics with Hysteresis, and (c) transfer characteristics to extract slope for charge carrier mobility calculation for Al/SnO <sub>2</sub> /SrTiO <sub>3</sub> / $p^{++}$ -Si device structure.....	81
<b>Figure 5.1:</b> Device Layouts of a) Schematic of solution-processed metal-oxide TFT b) MIM structure.....	89
<b>Figure 5.2:</b> TGA of BaTiO <sub>3</sub> thin film annealed at 750°C .....	90
<b>Figure 5.3:</b> XRD pattern of BaTiO <sub>3</sub> Powder.....	91
<b>Figure 5.4:</b> a) Optical transmittance spectra, b) optical band gap of BaTiO <sub>3</sub> thin film annealed at 750°C .....	92
<b>Figure 5.5:</b> 2-D and 3-D Surface morphologies of the solution-processed BaTiO <sub>3</sub> dielectric thin films for (a), (b), $p^{++}$ -Si/ BaTiO <sub>3</sub> , (c),(d), $p^{++}$ -Si/ BaTiO <sub>3</sub> /SnO <sub>2</sub> .....	93
<b>Figure 5.6:</b> Variation of (a) leakage current density v/s applied voltage and (b) capacitance v/s frequency of BaTiO <sub>3</sub> gate dielectric with MIM device architecture.....	94
<b>Figure 5.7:</b> (a), (b) Output and transfer characteristics to extract slope for charge carrier mobility calculation for Al/SnO <sub>2</sub> /BaTiO <sub>3</sub> / $p^{++}$ -Si device structure and(c) transfer characteristics with hysteresis.....	95

<b>Figure 6.1:</b> Device architectures of a) device-1 (without TiO <sub>2</sub> gate interface), and b) device-2 (with TiO <sub>2</sub> gate interface), c) MIM structure of device-1, d) MIM structure of device-2.....	102
<b>Figure 6.2:</b> TGA and DTA graph of Li <sub>2</sub> SnO <sub>3</sub> powder.....	103
<b>Figure 6.3:</b> a) GIXRD pattern of TiO <sub>2</sub> thin film b) GIXRD pattern of SnO <sub>2</sub> thin film c) GIXRD pattern of Li <sub>2</sub> SnO <sub>3</sub> thin-film d) GIXRD pattern of TiO <sub>2</sub> /Li <sub>2</sub> SnO <sub>3</sub> thin-film...	104
<b>Figure 6.4:</b> Optical transmittance plot of a) Li <sub>2</sub> SnO <sub>3</sub> Dielectric film b) TiO <sub>2</sub> /Li <sub>2</sub> SnO <sub>3</sub> bi-layered dielectric film.....	105
<b>Figure 6.5:</b> a) Current density versus applied voltage and b) areal capacitance versus frequency data of Li <sub>2</sub> SnO <sub>3</sub> and TiO <sub>2</sub> /Li <sub>2</sub> SnO <sub>3</sub> with MIM structure.....	106
<b>Figure 6.6:</b> Output characteristics of TFTs within 2 V operating voltage a) Device-1 b) Device-2. Transfer characteristics of TFTs within 2 V operating voltage c) Device-1 d) Device-2.....	109
<b>Figure 6.7:</b> Energy band diagram of bi- layered TiO <sub>2</sub> /Li <sub>2</sub> SnO <sub>3</sub> stack dielectric under a) V <sub>G</sub> =0 and b) V <sub>G</sub> >0.....	111



## *List of Tables*

<b>Table 1.1:</b> The dielectric constant of these perovskite materials and the properties of FET devices employing oxide perovskite materials as the dielectric layer.....	20
<b>Table 1.2:</b> Characteristics of TFT produced with n-type binary oxide channel layers..	25
<b>Table 1.3:</b> Characteristics of TFT produced with n-type multicomponent oxide channel layer.....	27
<b>Table 1.4:</b> Comparison of printing and coating processes for film deposition .....	29
<b>Table 1.5:</b> Performance of binary oxide dielectric-based TFTs with Sol-gel Coating...	32
<b>Table 1.6:</b> The summary of TFT parameters for spin-coated multicomponent or multilayered oxide dielectrics.....	33
<b>Table 4.1:</b> Current densities, areal capacitance per unit area of dielectric films.....	79
<b>Table 4.2:</b> Device parameter of TFTs extracted from electrical characterization.....	82
<b>Table 6.1:</b> Current densities, areal capacitance per unit area of dielectric films.....	107
<b>Table 6.2:</b> Device parameter of TFTs extracted from electrical characterization.....	109



## *Abbreviations*

MO	Metal oxides
BG/TC	Bottom gate/Top contact
SBA	Sodium beta-alumina
k	Dielectric constant
AOS	Amorphous oxide semiconductor
TSO	Transparent Semiconductor oxide
CBM	Conduction band minimum
VBM	Valence band maximum
TFT	Thin film transistor
LET	Light-emitting transistor
MIM	Metal insulator metal
ICMO	Ion conducting metal oxide
XRD	X-ray diffraction
GIXRD	Grazing incidence X-ray diffraction
AFM	Atomic force microscope
MIM	Metal insulator metal
RMS	Root-mean-square
SEM	Scanning electron microscope
QD	Quantum Dot
TGA	Thermogravimetric analysis
DTA	Differential thermal analysis
UV	Ultraviolet
CPE	Constant-phase-element
FTIR	Fourier-transform infrared spectroscopy
I-V	Current voltage



C-f	Capacitance frequency
AMLCD	Active-matrix liquid crystal displays
AMOLED	Active-matrix organic light-emitting diode
a-Li <sub>5</sub> AlO <sub>4</sub>	Amorphous Li <sub>5</sub> AlO <sub>4</sub>
IZO	Indium zinc oxide
PbS	Lead Sulfide
Si <sup>++</sup>	Heavily doped p-type silicon
EDT	1,2-ethanedithiol
C	Capacitance
d	Thickness of dielectric
I <sub>D</sub>	Drain current
I <sub>G</sub>	Gate current
V <sub>D</sub>	Drain voltage
W/L	Channel width to length ratio
V <sub>G</sub>	Gate voltage
V <sub>T</sub>	Threshold voltage
SS	Subthreshold swing
μ	Mobility
E <sub>g</sub>	Band gap
h	Planck's constant
N <sub>SS</sub>	Interfaces states

## ***PREFACE***

Thin film transistors (TFTs) are building blocks in nearly all varieties of electronics and professional display products, ranging from smartphones to big diagonal flat-panel TVs. Till now, a wider range of TFTs is manufactured from Si-based materials, such as crystalline silicon, polycrystalline silicon, amorphous silicon, silicon dioxide, silicon nitride, etc. On the other hand, non-silicon-based TFT can be fabricated from various semiconductors like metal oxide semiconductors, organic semiconductors, and different nanostructure materials which are gaining popularity due to their versatile features. Besides those non-conventional semiconducting materials development, a significant effort is given to developing high dielectric constant (high-k) material for gate dielectric application to overcome the limitation of the low dielectric constant of conventional SiO<sub>2</sub> gate insulators. Because of the low dielectric constant (k) of typical SiO<sub>2</sub> gate dielectric, most of those TFTs require high operating voltages ( $\geq 40V$ ), restricting their use to portable low power devices. To meet the requirement for high-performance portable electronics (e.g., laptops, tablets, smartphones, and so on), fundamental electronics components like thin-film transistors (TFTs) need to drive at low operating voltage with low power consumption which requires the development of reliable high-k materials. Again for high yield production with lower cost, a solution-processed technique is preferable. Till now, several solution-processed high-k materials are developed for the application of gate dielectric of a TFT such as metal oxide, ion-conducting metal oxide, perovskite oxide, ion-gel, high-k organic polymer, organic-inorganic hybrid materials, etc. Among them, perovskite oxide materials not only have a high dielectric constant, but they may have good ferroelectric or ferromagnetic behavior that can make them more versatile for different technological applications. Instead, till now there are very limited publications on solution-processed

perovskite oxide-based gate dielectric for the application of low operating voltage TFT. Therefore, a reliable technique is required for the development of solution-processed perovskite oxide thin film fabrication, and an in-depth study is necessary to explore the possibility to apply those materials for TFT fabrication.

In our thesis work, I have developed three different perovskite dielectrics ( $\text{Pb}_{0.8}\text{Ba}_{0.2}\text{ZrO}_3$ ,  $\text{SrTiO}_3$ ,  $\text{BaTiO}_3$ ) through the sol-gel route and used them as a gate dielectric for metal oxide TFT fabrication. Apart from these perovskite dielectrics, an ion-conducting dielectric has also been developed through the sol-gel technique and used as that ion-conducting dielectric of a TFT. The operating voltages of these TFTs are highly reduced ( $<5\text{V}$ ) in both cases due to the high dielectric constant of these perovskite oxide and ion-conducting oxide gate dielectric. Besides the low operating voltage of these TFTs, the overall performance of TFTs was reasonably good concerning earlier literature on solution-processed low operating voltage TFTs. The key findings of my thesis works that I presented in different chapters are mentioned briefly in the following sections.

In **Chapter 3**, it has been described how to develop PBZ dielectric using a solution-processing approach and how to use it as a gate dielectric in a metal-oxide TFT. Bottom-gate top-contact TFTs have employed solution-processed indium zinc oxide (IZO) as a channel semiconductor. For this device fabrication, a PBZ thin film is deposited on top of a heavily p-doped Si wafer ( $\text{p}^{++}\text{-Si}$ ). This TFT requires a 5 V operating voltage to saturate the drain current, which is particularly advantageous for low-power electronics due to its lower operating voltage than a traditional  $\text{SiO}_2$  gate dielectric device. With an on/off ratio of  $5 \times 10^3$  and a subthreshold swing of 0.35 V/decade, this typical TFT has an exceptional electron mobility of  $4.5 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ .

**In Chapter 4**, I have discussed about a SrTiO<sub>3</sub> perovskite gate dielectric, which has been synthesized and successfully employed for TFT fabrication using a low-cost solution processing technique. The crystalline phase of SrTiO<sub>3</sub> was achieved by annealing this sol-gel-generated film at 750°C. A quartz substrate was used to study the optical property of SrTiO<sub>3</sub> thin film that indicates high transparency (>90%) of this film in the visible range, indicating the low scattering from the dielectric surface. Electrical conductivity and frequency-dependent capacitance were studied by using a MIM device of device structure p<sup>++</sup>Si/SrTiO<sub>3</sub>/Al. This study reveals that the SrTiO<sub>3</sub> thin film is quite insulating in nature and has a reasonably good breakdown voltage. Besides, it has a very high areal capacitance (~730 nF/cm<sup>2</sup>) which is almost constant up to 10 kHz. A solution-processed SnO<sub>2</sub> TFT was fabricated by using this SrTiO<sub>3</sub> thin film to demonstrate its application as a gate dielectric of a TFT. This study shows that the TFT requires < 2 V volt external bias to run the device. The optimum TFT has an electron mobility of 0.23 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> with on/off ratio >10<sup>4</sup> and subthreshold swing of 290 mV dec<sup>-1</sup>.

**In Chapter 5**, I have explored the possibility of the use of sol-gel derived perovskite BaTiO<sub>3</sub> thin film as a gate dielectric of SnO<sub>2</sub> TFT in a similar way that has been discussed in chapter-5. In this case, BaTiO<sub>3</sub> film required an annealing step at 850°C to form a crystalline phase of BaTiO<sub>3</sub>. Like earlier devices, this TFT has also been deposited on a p<sup>++</sup>-Si substrate. The film is exceptionally transparent in the visible area and has a high electrical insulating nature due to the minimal scattering at the interface, indicating BaTiO<sub>3</sub> as a viable gate dielectric for TFT applications. Although this TFT required a bit higher voltage (~5V) to run this device. The electron mobility of the TFT was 0.028 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> with an on/off ratio of 25.

In **Chapter 6**, the high-performance solution-processed metal oxide thin-film transistor (TFT) fabrication technique has been discussed by utilizing  $\text{Li}_2\text{SnO}_3$  gate dielectric. Like the earlier device, these metal oxide TFTs were also fabricated on heavily p-doped silicon ( $\text{p}^{++}$ -Si) substrate using a sol-gel technique. Besides, an n-type  $\text{TiO}_2$  thin film is used as an electron donor to the semiconductor/dielectric interface to enhance the device's performance. Because of this additional  $\text{TiO}_2$  layer, the overall leakage current has been reduced essentially enhancing the on/off ratio of the device. An optimized device with this  $\text{Li}_2\text{SnO}_3$  dielectric and a  $\text{TiO}_2$  gate interface shows electron mobility of  $3.47 \text{ cm}^2\text{V}^{-1}\text{s}^{-1}$ , an on/off ratio of 50, and a low leakage current of density  $3.8 \times 10^{-5} \text{ A/cm}^2$  under 5-volt external bias, which can be suitable for using this film as a gate dielectric of a thin film transistor (TFT).

**At the conclusion of the thesis, there is a reference list of journals and books that were utilized to bind our thesis.**