

## LIST OF FIGURES

---

<b>Fig 1.1(a):</b>	Intel scaling trend trying to sustain the Moore's law to provide high performance, low power dissipation and low cost per transistors.	<b>2</b>
<b>Fig 1.1(b):</b>	Intel Technology Roadmap.	<b>2</b>
<b>Fig 1.1(c):</b>	Comparative Logic Area Scaling between Intel and other semiconductor industries.	<b>2</b>
<b>Fig 1.2:</b>	Schematic diagram of the bulk Si MOSFET.	<b>2</b>
<b>Fig 1.3:</b>	Cross-sectional view of an SOI MOSFET showing the internal parasitic fringe capacitance (M. J. Kumar, Gupta, and Venkataraman 2006).	<b>10</b>
<b>Fig 1.4:</b>	Schematic of an underlap DG MOS with two underlap and one overlap regions (Bansal and Roy 2007).	<b>13</b>
<b>Fig 1.5:</b>	Schematic of an tri-material stack gate SOI MOSFET (Chiang 2009).	<b>15</b>
<b>Fig 1.6:</b>	Non- classical MOSFET Tree.	<b>19</b>
<b>Fig 1.7:</b>	Some commonly used non-conventional planer MOSFET structures	<b>19</b>
<b>Fig 1.8:</b>	Some commonly used non-conventional non-planer MOSFET structures	<b>20</b>
<b>Fig 1.9:</b>	DG-MOSFET with RSD structure proposed by Holtij <i>et al.</i> (Holtij et al. 2012).	<b>24</b>
<b>Fig 1.10:</b>	Ultra Shallow Junction Elevated Source/Drain Double gate MOSFET (top) and Lateral doping profile in the source extension region for three values of lateral doping gradient (bottom) (Shenoy et al. 2003).	<b>26</b>
<b>Fig 2.1(a):</b>	Schematic view of underlap DG MOSFET.	<b>36</b>
<b>Fig 2.1(b):</b>	Lateral doping profile in the Source/Drain extension region for different values of straggle parameter.	<b>36</b>
<b>Fig 2.2:</b>	Central potential along channel length. Parameters used: $V_{GS} = 0.1 \text{ V}$ , $L_G = 18 \text{ nm}$ , $L_{ul} = 10 \text{ nm}$ , $t_{si} = 7 \text{ nm}$ , $t_{ox} = 1 \text{ nm}$ .	<b>46</b>
<b>Fig 2.3:</b>	Central potential along channel length. Parameters used: $V_{DS} = 0.1 \text{ V}$ , $L_G = 18 \text{ nm}$ , $L_{ul} = 10 \text{ nm}$ , $t_{ox} = 1 \text{ nm}$ , $t_{si} = 7 \text{ nm}$ .	<b>46</b>
<b>Fig 2.4:</b>	Central potential along channel length, Parameters used: $V_{GS} = 0.1 \text{ V}$ , $L_G = 18 \text{ nm}$ , $L_{ul} = 10 \text{ nm}$ , $V_{GS} = 0.1 \text{ V}$ , $t_{ox} = 1 \text{ nm}$ .	<b>47</b>

<b>Fig 2.5:</b>	Central potential along channel length, Parameters used: $V_{DS} = 0.1 \text{ V}$ , $t_{si} = 7 \text{ nm}$ , $L_{ul} = 10 \text{ nm}$ , $V_{GS} = 0.1 \text{ V}$ , $t_{ox} = 1 \text{ nm}$ .	<b>47</b>
<b>Fig 2.6:</b>	Threshold Voltage vs. Underlap Channel Length for different values of $\sigma_L$ Parameters used: $t_{si} = 7 \text{ nm}$ , $t_{ox} = 1 \text{ nm}$ , $V_{DS} = 0.1 \text{ V}$ , $L_G = 18 \text{ nm}$ .	<b>50</b>
<b>Fig 2.7:</b>	Threshold Voltage vs. Lateral Straggle for different values of $L_{ul}$ and $V_{DS}$ . Parameters used: $t_{si} = 7 \text{ nm}$ , $t_{ox} = 1 \text{ nm}$ , $L_G = 18 \text{ nm}$ .	<b>50</b>
<b>Fig 2.8:</b>	Threshold Voltage vs. Gate oxide thickness for different values of $\sigma_L$ and $L_G$ . Parameters used: $V_{DS} = 0.1 \text{ V}$ , $L_{ul} = 10 \text{ nm}$ , $t_{si} = 7 \text{ nm}$ .	<b>51</b>
<b>Fig 2.9:</b>	Threshold Voltage vs. Gate oxide thickness for different values of $\sigma_L$ and $L_{ul}$ . Parameters used: $V_{DS} = 0.1 \text{ V}$ , $L_G = 18 \text{ nm}$ , $t_{si} = 7 \text{ nm}$ .	<b>51</b>
<b>Fig 2.10:</b>	Threshold Voltage vs. Channel thickness for different values of $\sigma_L$ and $L_G$ . Parameters used: $V_{DS} = 0.1 \text{ V}$ , $L_{ul} = 10 \text{ nm}$ , $t_{ox} = 1 \text{ nm}$ .	<b>52</b>
<b>Fig 2.11:</b>	Threshold Voltage vs. Channel thickness for different values of $\sigma_L$ and $L_{ul}$ . Parameters used: $V_{DS} = 0.1 \text{ V}$ , $L_G = 18 \text{ nm}$ , $t_{ox} = 1 \text{ nm}$ .	<b>52</b>
<b>Fig 2.12:</b>	DIBL vs. Underlap Channel Length for different values of $\sigma_L$ and $t_{Si}$ Parameters used: $V_{DS} = 0.1 \text{ V}$ , $L_G = 18 \text{ nm}$ , $t_{ox} = 1 \text{ nm}$ .	<b>54</b>
<b>Fig 2.13:</b>	Loss in Switching Speed by DIBL vs. Underlap Channel Length for different values of $\sigma_L$ and $t_{Si}$ . Parameters used: $V_{DS} = 0.1 \text{ V}$ , $L_G = 18 \text{ nm}$ , $t_{ox} = 1 \text{ nm}$ .	<b>54</b>
<b>Fig 3.1:</b>	Schematic view of underlap USJ DG MOSFET.	<b>58</b>
<b>Fig 3.2:</b>	Subthreshold Current vs. Gate to Source Voltage. Parameters used: $V_{DS} = 0.05 \text{ V}$ , $L_{ul} = 10 \text{ nm}$ , $t_{si} = 7 \text{ nm}$ , $t_{ox} = 1 \text{ nm}$ .	<b>65</b>
<b>Fig 3.3:</b>	Subthreshold Current vs. Gate to Source Voltage. Parameters used: $V_{DS} = 0.05 \text{ V}$ , $L_G = 18 \text{ nm}$ , $L_{ul} = 10 \text{ nm}$ , $t_{si} = 7 \text{ nm}$ .	<b>65</b>
<b>Fig 3.4:</b>	Subthreshold Current vs. Gate to Source Voltage. Parameters used: $V_{DS} = 0.05 \text{ V}$ , $L_G = 18 \text{ nm}$ , $L_{ul} = 10 \text{ nm}$ , $t_{si} = 7 \text{ nm}$ .	<b>68</b>
<b>Fig 3.5:</b>	Subthreshold Current vs. Underlap Channel Length. Parameters used: $V_{DS} = 0.05 \text{ V}$ , $V_{GS} = 0.1 \text{ V}$ , $t_{si} = 7 \text{ nm}$ , $t_{ox} = 1 \text{ nm}$ .	<b>68</b>
<b>Fig 3.6:</b>	Subthreshold Current vs. Underlap Channel Length. Parameters used:	<b>69</b>

	$V_{DS} = 0.05 \text{ V}$ , $V_{GS} = 0.1 \text{ V}$ , $t_{si} = 7 \text{ nm}$ , $L_G = 18 \text{ nm}$ .	
<b>Fig 3.7:</b>	Subthreshold Current vs. Underlap Channel Length. Parameters used: $V_{DS} = 0.05 \text{ V}$ , $V_{GS} = 0.1 \text{ V}$ , $L_G = 18 \text{ nm}$ , $t_{ox} = 1 \text{ nm}$ .	<b>69</b>
<b>Fig 3.8:</b>	Subthreshold Swing vs. Underlap Channel Length. Parameters used: $V_{DS} = 0.05 \text{ V}$ , $t_{si} = 7 \text{ nm}$ , $t_{ox} = 1 \text{ nm}$ , $V_{GS} = 0.1 \text{ V}$ .	<b>70</b>
<b>Fig 3.9:</b>	Subthreshold Swing vs. Underlap Channel Length. Parameters used: $V_{DS} = 0.05 \text{ V}$ , $t_{si} = 7 \text{ nm}$ , $V_{GS} = 0.1 \text{ V}$ , $L_G = 18 \text{ nm}$ .	<b>70</b>
<b>Fig 3.10:</b>	Subthreshold Swing Vs Underlap Channel Length. Parameters used: $V_{DS} = 0.05 \text{ V}$ , $t_{ox} = 1 \text{ nm}$ , $V_{GS} = 0.1 \text{ V}$ , $L_G = 18 \text{ nm}$ .	<b>71</b>
<b>Fig 4.1(a):</b>	Schematic view of the underlap elevated source/drain DG MOSFET with following device parameters: source/drain width, $W_{SD} = 25 \text{ nm}$ , gate-underlap length, $L_{ul} = 10 \text{ nm}$ , gate length, $L_G = 18 \text{ nm}$ , gate side spacer length, $W_{SP} = 20 \text{ nm}$ , gate oxide thickness, $t_{ox} = 1 \text{ nm}$ , and channel thickness, $t_{si} = 7 \text{ nm}$ .	<b>75</b>
<b>Fig 4.1(b):</b>	Dimensions of various channel regions used for simulation along with the lateral doping profile in the source/drain extension region for different values of straggle parameter $\sigma_L$ .	<b>75</b>
<b>Fig 4.2(a):</b>	Drain current variations as a function of elevation height $h_{SD}$ for the four side spacer dielectrics namely Air, $\text{SiO}_2$ , $\text{Si}_3\text{N}_4$ and $\text{HfO}_2$ : On current versus $h_{SD}$ plot for $V_{DS} = 1.0 \text{ V}$ and $V_{GS} = 1.0 \text{ V}$ .	<b>77</b>
<b>Fig 4.2(b):</b>	Drain current variations as a function of elevation height $h_{SD}$ for the four side spacer dielectrics namely Air, $\text{SiO}_2$ , $\text{Si}_3\text{N}_4$ and $\text{HfO}_2$ : Off current versus $h_{SD}$ plot for $V_{DS} = 1.0 \text{ V}$ and $V_{GS} = 0.0 \text{ V}$ .	<b>77</b>
<b>Fig 4.3(a):</b>	Variation of recombination rate per unit volume along the channel for different values of $h_{SD}$ with Air as the side dielectric spacer.	<b>79</b>
<b>Fig 4.3(b):</b>	Vertical electric field, $E_Y$ , along the lateral direction (x-axis) of channel center for different values of $h_{SD}$ with Air side dielectric spacer as considered in (a).	<b>79</b>
<b>Fig 4.4(a):</b>	Variation of recombination rate per unit volume along the channel for different values of $h_{SD}$ with $\text{SiO}_2$ as the side dielectric spacer.	<b>80</b>
<b>Fig 4.4(b):</b>	Vertical electric field, $E_Y$ , along the lateral direction (x-axis) of channel center for different values of $h_{SD}$ with $\text{SiO}_2$ sidedielectric spacer as considered in (a).	<b>80</b>

<b>Fig 4.5(a):</b>	Variation of recombination rate per unit volume along the channel for different values of $h_{SD}$ with $Si_3N_4$ as the side dielectric spacer.	<b>81</b>
<b>Fig 4.5(b):</b>	Vertical electric field, $E_Y$ , along the lateral direction (x-axis) of channel center for different values of $h_{SD}$ with $Si_3N_4$ side dielectric spacer as considered in (a).	<b>81</b>
<b>Fig 4.6(a):</b>	Variation of recombination rate per unit volume along the channel for different values of $h_{SD}$ with $HfO_2$ as the side dielectric spacer.	<b>82</b>
<b>Fig 4.6(b):</b>	Vertical electric field, $E_Y$ , along the lateral direction (x-axis) of channel center for different values of $h_{SD}$ with $HfO_2$ side dielectric spacer as considered in (a).	<b>82</b>
<b>Fig 4.7(a):</b>	Drivability characteristics for $SiO_2$ spacer dielectric: $I_{on}/I_{off}$ ratio versus the lateral straggle $\sigma_L$ of the drain/source Gaussian doping profile for different $h_{SD}$ values.	<b>83</b>
<b>Fig 4.7(b):</b>	Variation of $I_{on}/I_{off}$ ratio as a function of $\sigma_L$ for different side spacer dielectric materials but with a fixed value of $h_{SD} = 2.15$ nm.	<b>83</b>
<b>Fig 4.8:</b>	Variation of $I_{on}/I_{off}$ ratio as a function of the drain/source elevation height $h_{SD}$ for different side spacer dielectrics under study.	<b>84</b>
<b>Fig 4.9(a):</b>	Variations of drain current and transconductance with respect to the gate to source voltage for different $h_{SD}$ values but for the fixed spacer dielectric $SiO_2$ and straggle parameter $\sigma_L = 4$ nm.	<b>85</b>
<b>Fig 4.9(b):</b>	Variations of drain current and output conductance due to the drain to source voltage for different $h_{SD}$ values but for the fixed spacer dielectric $SiO_2$ and straggle parameter $\sigma_L = 4$ nm.	<b>85</b>
<b>Fig 4.10(a):</b>	Plots of drain current and transconductance as functions of the gate to source voltage for the four different side spacer dielectric materials namely Air, $SiO_2$ , $Si_3N_4$ and $HfO_2$ and $h_{SD} = 21.5$ nm.	<b>86</b>
<b>Fig 4.10(b):</b>	Variations of the drain current and output conductance due to the drain to source voltage for the four dielectric spacer materials Air, $SiO_2$ , $Si_3N_4$ and $HfO_2$ with a fixed $h_{SD} = 21.5$ nm.	<b>86</b>
<b>Fig 5.1(a):</b>	Schematic view of the underlap elevated source/drain GAA MOSFET with following device parameters: source/drain width, $W_{SD} = 25$ nm, gate-underlap length, $L_{ul} = 10$ nm, gate length, $L_G = 18$ nm, gate side spacer length, $W_{SP} = 20$ nm, gate	<b>94</b>

oxide thickness,  $t_{ox} = 1 \text{ nm}$ , and channel thickness,  $t_{si} = 7 \text{ nm}$ .

- Fig 5.1(b):** Dimensions of various channel regions used for simulation along with the lateral doping profile in the source/drain extension region for different values of straggle parameter  $\sigma_L$ . **94**
- Fig 5.2:** Drain current variations as a function of elevation height  $h_{SD}$ : [Left] On current versus  $h_{SD}$  plot for  $V_{DS} = 1.0 \text{ V}$  and  $V_{GS} = 1.0 \text{ V}$ ; [Right] Off current versus  $h_{SD}$  plot for  $V_{DS} = 1.0 \text{ V}$  and  $V_{GS} = 0.0 \text{ V}$  for the four side spacer dielectrics namely Air (a),  $\text{SiO}_2$  (b),  $\text{Si}_3\text{N}_4$  (c) and  $\text{HfO}_2$ (d). **96**
- Fig 5.3(a):** Drivability characteristics for  $\text{SiO}_2$  spacer dielectric:  $I_{on}/I_{off}$  ratio versus the lateral straggle  $\sigma_L$  of the drain/source Gaussian doping profile for different  $h_{SD}$  values **97**
- Fig 5.3(b):** Variation of  $I_{on}/I_{off}$  ratio as a function of  $\sigma_L$  for different side spacer dielectric materials but with a fixed value of  $h_{SD} = 2.15 \text{ nm}$ . **97**
- Fig 5.4:** Variation of  $I_{on}/I_{off}$  ratio as a function of the drain/source elevation height  $h_{SD}$  for different side spacer dielectrics under study. **98**
- Fig 5.5(a):** Variations of drain current and transconductance with respect to the gate to source voltage for different  $h_{SD}$  values but for the fixed spacer dielectric  $\text{SiO}_2$  and straggle parameter  $\sigma_L = 4 \text{ nm}$ . **100**
- Fig 5.5(b):** Variations of drain current and output conductance due to the drain to source voltage for different  $h_{SD}$  values but for the fixed spacer dielectric  $\text{SiO}_2$  and straggle parameter  $\sigma_L = 4 \text{ nm}$  **100**
- Fig 5.6(a):** Plots of drain current and transconductance as functions of the gate to source voltage for the four different side spacer dielectric materials namely Air,  $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$  and  $\text{HfO}_2$  and  $h_{SD} = 21.5 \text{ nm}$ . **101**
- Fig 5.6(b):** Variations of the drain current and output conductance due to the drain to source voltage for the four dielectric spacer materials Air,  $\text{SiO}_2$ ,  $\text{Si}_3\text{N}_4$  and  $\text{HfO}_2$  with a fixed  $h_{SD} = 21.5 \text{ nm}$ . **101**