

# CONTENTS

<i>List of Figures</i>		xi-xv
<i>List of Tables</i>		xvi
<i>List of Abbreviations</i>		xvii-xviii
<i>Preface</i>		xix-xxi
<b>CHAPTER 1</b>	<b>INTRODUCTION AND Scope of Thesis</b>	<b>1-34</b>
1.1	Introduction	1
1.2	Non-Classical MOS Transistors	7
1.2.1	Gate Dielectric Engineering	9
1.2.2	Channel Engineering	11
1.2.3	Gate-Electrode-Material Engineering	14
1.2.4	Source/Drain Engineering	15
1.3	Some Common Non-Classical MOSFET structures	18
1.4	Some State-of-the-Art Works on Source/Drain Engineering: Elevated Source/Drain and Ultra Shallow Junction (USJ) Structures	22
1.4.1	Review of Some Elevated Source/Drain MOS Transistor Structures	22
1.4.2	Review of Non-Abrupt Ultra Shallow Source/Drain Junction Transistor Structures	25
1.4.3	Major Observations from the Literature Survey	29
1.5	Scope of the Thesis	31
<b>CHAPTER 2</b>	<b>Analytical Modeling of Potential Distribution and Threshold Voltage of Gate Underlap DG MOSFETs with a Source/Drain Lateral Gaussian Doping Profile</b>	<b>35-56</b>
2.1	Introduction	35
2.2	Analytical Modeling of the 2-D Channel Potential	37

2.3	Formulation of Threshold Voltage, DIBL and Loss of Switching Speed	44
2.4	Results and Discussion	48
2.5	Conclusion	55
<b>CHAPTER 3</b>	<b>Subthreshold Current and Swing Modeling of Gate Underlap DG MOSFETs with Source/Drain Lateral Gaussian Doping Profile</b>	<b>57-72</b>
3.1	Introduction	57
3.2	Analytical Formulation of Subthreshold current model	59
3.3	Analytical formulation of subthreshold swing model	62
3.4	Results and Discussion	66
3.5	Conclusion	72
<b>CHAPTER 4</b>	<b>Effects of Elevated Source/Drain and Side Spacer Dielectric on the Drivability Optimization of Non-Abrupt Ultra Shallow Junction Gate-underlap DG MOSFETs</b>	<b>73-91</b>
4.1	Introduction	72
4.2	Device Structure and Simulation Details	74
4.3	Results and Discussion	78
4.4	Conclusion	90
<b>CHAPTER 5</b>	<b>Effects of Elevated Source/Drain and Side Spacer Dielectric on the Drivability Performance of Non-Abrupt Ultra Shallow Junction Gate-underlap GAA MOSFETs</b>	<b>92-103</b>
5.1.	Introduction	92
5.2	Device Structure and Simulation Details	93
5.3	Results and Discussion	95
5.4	Conclusion	102

<b>CHAPTER 6</b>	<b>CONCLUSION AND FUTURE SCOPE</b>	<b>104-109</b>
6.1.	Introduction	104
6.2	Summary and Conclusion	105
6.2.	Future Scope of Work	108
<i>References</i>		109-120
<i>Author's Relevant Publications</i>		121