

Reference

- D. Kahng and M. M. Atalla, "Silicon-silicon dioxide field induced surface devices," in *IRE Solid-State Device Res. Conf., Carnegie Institute of Technology, Pittsburgh*, 1960.
- Gordon E. Moore, "Cramming more components onto integrated circuits," *Electronics*, vol. 38, pp. 114–117, 1965.
- M. Bohr, "14 nm Process Technology: Opening New Horizons," *Intel Developer Forum (IDF)*, 2014. [Online]. Available: <http://www.intel.com/content/dam/www/public/us/en/documents/pdf/foundry/mark-bohr-2014-idf-presentation.pdf>.
- H. Iwai, "Roadmap for 22 nm and beyond," *Microelectron. Eng.*, vol. 86, no. 7–9, pp. 1520–1528, 2009.
- T. Standaert, G. Beique, H. C. Chen, S. T. Chen, B. Hamieh, J. Lee, P. McLaughlin, J. McMahon, Y. Mignot, F. Mont, K. Motoyama, S. Nguyen, R. Patlolla, B. Peethala, D. Priyadarshini, M. Rizzolo, N. Saulnier, H. Shobha, S. Siddiqui, T. Spooner, H. Tang, O. Van Der Straten, E. Verduijn, Y. Xu, X. Zhang, J. Arnold, D. Canaperi, M. Colburn, D. Edelstein, V. Paruchuri, and G. Bonilla, "BEOL process integration for the 7 nm technology node," *2016 IEEE Int. Interconnect Technol. Conf. / Adv. Met. Conf. IITC/AMC 2016*, pp. 2–4, 2016.
- Q. Xie, X. Lin, Y. Wang, S. Chen, M. J. Dousti, and M. Pedram, "Performance Comparisons Between 7-nm FinFET and Conventional Bulk CMOS Standard Cell Libraries," *IEEE Trans. Circuits Syst. II Express Briefs*, vol. 62, no. 8, pp. 761–765, 2015.
- S. Yang, W. Wolf, N. Vijaykrishnan, Y. Xie, and W. Wang, "Accurate stacking effect macro-modeling of leakage power in sub-100nm circuits," in *Proceedings of the IEEE International Conference on VLSI Design*, 2005, no. i, pp. 165–170.
- L. D. Yau, "A simple theory to predict the threshold voltage of short-channel IGFET's," *Solid State Electron.*, vol. 17, no. 10, pp. 1059–1063, 1974.
- R. Dennard, F. Gaensslen, W.-N. Yu, L. Rideout, E. Bassous, and A. Le Blanc, "Design of Ion-Implanted Small MOSFET's Dimensions with Very Small Physical Dimensions," *IEEE J. Solid State Circuits*, vol. 9, no. 5, pp. 257–268, 1974.

- Y. Taur and T. H. Ning, *Fundamentals of Modern VLSI Devices*. 1998.
- J. Colinge, “Multiple-gate SOI MOSFETs,” *Solid State Electron.*, vol. 48, pp. 897–905, 2004.
- Z.-Y. Cheng, M. T. Currie, C. W. Leitz, G. Taraschi, A. Pitera, M. L. Lee, T. A. Langdo, J. L. Hoyt, D. A. Antoniadis, and E. A. Fitzgerald, “SiGe-On-Insulator (SGOI): substrate preparation and MOSFET fabrication for electron mobility evaluation,” *2001 IEEE Int. SOI Conf. Proc. (Cat. No.01CH37207)*, pp. 4–5, 2001.
- S. Yu, J. Jung, J. L. Hoyt, and D. A. Antoniadis, “Strained-Si-strained-SiGe dual-channel layer structure as CMOS substrate for single workfunction metal-gate technology,” *IEEE Electron Device Lett.*, vol. 25, no. 6, pp. 402–404, 2004.
- H. Iwai and H. S. Momose, “The future of ultra-small-geometry MOSFETs beyond 0.1 micron Hiroshi,” *Microelectron. Eng.*, vol. 9317, no. 95, pp. 147–154, 1995.
- B. Cheng, M. Cao, R. Rao, a. Inani, P. Vande Voorde, W. M. Greene, J. M. C. Stork, Zhiping Yu, P. M. Zeitzoff, and J. C. S. Woo, “The impact of high- κ gate dielectrics and metal gate electrodes on sub-100 nm MOSFETs,” *IEEE Trans. Electron Devices*, vol. 46, no. 7, pp. 1537–1544, 1999.
- B. H. Lee, S. C. Song, R. Choi, and P. Kirsch, “Metal Electrode / High- κ Dielectric Gate-Stack Technology for Power Management,” *IEEE Trans. Electron Devices*, vol. 55, no. 1, pp. 8–20, 2008.
- W. Wang, N. Gu, J. P. Sun, and P. Mazumder, “Gate current modeling of high- κ stack nanoscale MOSFETs,” *Solid. State. Electron.*, vol. 50, no. 9–10, pp. 1489–1494, 2006.
- T. Krishnamohan, D. Kim, S. Raghunathan, and K. Saraswat, “Double-Gate Strained-Ge Heterostructure Tunneling FET (TFET) With Min , Ioff ON-state Ambipolar-state Simulation (Quantum transport),” *Simulation*, vol. 67, no. May 2006, pp. 947–949, 2008.
- G. B. Beneventi, E. Gnani, A. Gnudi, S. Reggiani, and G. Baccarani, “Dual-metal-gate InAs tunnel FET with enhanced turn-on steepness and high on-current,” *IEEE Trans. Electron Devices*, vol. 61, no. 3, pp. 776–784, 2014.
- A. N. Hanna, H. M. Fahad, and M. M. Hussain, “InAs/Si Hetero-Junction Nanotube Tunnel Transistors.,” *Sci. Rep.*, vol. 5, p. 9843, 2015.

- Z. Zhang, S. Zhang, and M. Chan, “Self-align recessed source drain ultrathin body SOI MOSFET,” *IEEE Electron Device Lett.*, vol. 25, no. 11, pp. 740–742, 2004.
- B. Svilic, V. Jovanovic, and T. Suligoj, “Analytical models of front- and back-gate potential distribution and threshold voltage for recessed source / drain UTB SOI MOSFETs,” *Solid State Electron.*, vol. 53, pp. 540–547, 2009.
- G. K. Saramekala, A. Santra, S. Dubey, S. Jit, and P. K. Tiwari, “An analytical threshold voltage model for a short-channel dual-metal-gate (DMG) recessed-source/drain (Re-S/D) SOI MOSFET,” *Superlattices Microstruct.*, vol. 60, pp. 580–595, 2013.
- A. M. Waite, N. S. Lloyd, K. Osman, W. Zhang, T. Ernst, H. Achard, Y. Wang, S. Deleonibus, P. L. F. Hemment, D. M. Bagnall, A. G. R. Evans, and P. Ashburn, “Raised source/drains for 50 nm MOSFETs using a silane/dichlorosilane mixture for selective epitaxy,” *Solid. State. Electron.*, vol. 49, no. 4, pp. 529–534, 2005.
- D. Chen, Z. A. Jacobson, and T. K. Liu, “Raised-Source / Drain Double-Gate Transistor Design Optimization for Low Operating Power,” *IEEE Trans. Electron Devices*, vol. 60, no. 3, pp. 1040–1045, 2013.
- T. Holtij, M. Schwarz, A. Kloes, and B. Iñíguez, “2D analytical calculation of the parasitic source/drain resistances in dg-mosfets using the conformal mapping technique,” *IETE J. Res.*, vol. 58, no. 3, pp. 205–213, 2012.
- M. J. Kumar, S. K. Gupta, and V. Venkataraman, “Compact modeling of the effects of parasitic internal fringe capacitance on the threshold voltage of high-k gate-dielectric nanoscale SOI MOSFETs,” *IEEE Trans. Electron Devices*, vol. 53, no. 4, pp. 706–711, 2006.
- R. Chau, S. Datta, M. Doczy, B. Doyle, J. Kavalieros, and M. Metz, “High-k/metal-gate stack and its MOSFET characteristics,” *IEEE Electron Device Lett.*, vol. 25, no. 6, pp. 408–410, 2004.
- A. Kranti, Y. Hao, and G. A. Armstrong, “Performance projections and design optimization of planar double gate SOI MOSFETs for logic technology applications,” *Semicond. Sci. Technol.*, vol. 23, p. 045001, 2008.
- M. Saitoh, Y. Nakabayashi, K. Uchida, and T. Numata, “Short-Channel Performance Improvement by Raised Source / Drain Extensions With Thin Spacers in Trigate Silicon Nanowire MOSFETs,” *IEEE Electron Device Lett.*, vol. 32, no. 3, pp.

2010–2012, 2011.

- P. K. Pal, B. K. Kaushik, and S. Dasgupta, “Investigation of symmetric dual-k spacer trigate FinFETs from delay perspective,” *IEEE Trans. Electron Devices*, vol. 61, no. 11, pp. 3579–3585, 2014.
- X. Chen and C. M. Tan, “Microelectronics Reliability Modeling and analysis of gate-all-around silicon nanowire FET,” *Microelectron. Reliab.*, vol. 54, no. 6–7, pp. 1103–1108, 2014.
- T. Akatsu, C. Deguet, L. Sanchez, F. Allibert, D. Rouchon, T. Signamarcheix, C. Richtarch, A. Boussagol, V. Loup, F. Mazen, J. M. Hartmann, Y. Campidelli, L. Clavelier, F. Letertre, N. Kernevez, and C. Mazure, “Germanium-on-insulator (GeOI) substrates-A novel engineered substrate for future high performance devices,” *Mater. Sci. Semicond. Process.*, vol. 9, no. 4–5 SPEC. ISS., pp. 444–448, 2006.
- M. Kumar, S. Dubey, P. K. Tiwari, and S. Jit, “Two-dimensional modeling of subthreshold current and subthreshold swing of double-material-gate (DMG) strained-Si (s-Si) on SGOI MOSFETs,” *J. Comput. Electron.*, vol. 12, no. 2, pp. 275–280, 2013.
- I. Ferain, C. a. Colinge, and J.-P. Colinge, “Multigate transistors as the future of classical metal–oxide–semiconductor field-effect transistors,” *Nature*, vol. 479, no. 7373, pp. 310–316, 2011.
- C. Anghel, P. Chilagani, A. Amara, and A. Vladimirescu, “Tunnel field effect transistor with increased on current, low-k spacer and high-k dielectric,” *Appl. Phys. Lett.*, vol. 96, no. 12, pp. 2008–2011, 2010.
- N. Williams, H. Silva, and A. Gokirmak, “Nanoscale RingFETs,” *IEEE Electron Device Lett.*, vol. 33, no. 10, pp. 1339–1341, 2012.
- S. Kumar, V. Kumari, S. Singh, M. Saxena, and S. Member, “Nanoscale-RingFET□: An Analytical Drain Current Model Including SCEs,” *IEEE Trans. Electron Devices*, vol. 62, no. 12, pp. 3965–3972, 2015.
- A. N. Hanna and M. M. Hussain, “Si/Ge hetero-structure nanotube tunnel field effect transistor,” *J. Appl. Phys.*, vol. 117, no. 1, 2015.
- P. K. Asthana, B. Ghosh, S. B. Mukund Rahi, and Y. Goswami, “Optimal design for a

- high performance H-JLTFET using HfO₂ as a gate dielectric for ultra low power applications," *RSC Adv.*, vol. 4, no. 43, pp. 22803–22807, 2014.
- K. P. Pradhan, S. K. Mohapatra, P. K. Sahu, and D. K. Behera, "Impact of high-k gate dielectric on analog and RF performance of nanoscale DG-MOSFET," *Microelectronics J.*, vol. 45, no. 2, pp. 144–151, 2014.
- K. Koley, A. Dutta, B. Syamal, S. K. Saha, and C. K. Sarkar, "Subthreshold Analog / RF Performance Enhancement of Underlap DG FETs With High- k Spacer for Low Power Applications," *IEEE Trans. Electron Devices*, vol. 60, no. 1, pp. 63–69, 2013.
- P. Jain, V. Prabhat, and B. Ghosh, "Dual metal-double gate tunnel field effect transistor with mono / hetero dielectric gate material," *J. Comput. Electron.*, pp. 537–542, 2015.
- M. J. Lee and W. Y. Choi, "Effects of Device Geometry on Field-Effect Transistors," *electron device Lett.*, vol. 33, no. 10, pp. 1459–1461, 2012.
- A. Kranti and G. A. Armstrong, "Optimization of the source / drain extension region profile for suppression of short channel effects in sub-50 nm DG MOSFETs with high- κ gate dielectrics," *Semicond. Sci. Technol.*, vol. 21, pp. 1563–1572, 2006.
- F. Ma, H.-X. Liu, Q.-W. Kuang, and J.-B. Fan, "The influence and explanation of fringing-induced barrier lowering on sub-100 nm MOSFETs with high- k gate dielectrics," *Chinese Phys. B*, vol. 21, no. 5, p. 057305, 2012.
- F. Ji, J. P. Xu, P. T. Lai, and J. G. Guan, "A fringing-capacitance model for deep-submicron MOSFET with high-k gate dielectric," *Microelectron. Reliab.*, vol. 48, no. 5, pp. 693–697, 2008.
- L. Feng, Ji, Jing-Ping, Xu, Pui-To, "A threshold voltage model for high- k gate-dielectric MOSFETs considering fringing-field effect," *Chinese Phys.*, vol. 16, no. 6, pp. 1757–1763, 2007.
- G. Zhang, Z. Shao, and K. Zhou, "Threshold voltage model of short-channel FD-SOI MOSFETs with vertical Gaussian profile," *IEEE Trans. Electron Devices*, vol. 55, no. 3, pp. 803–809, 2008.
- K. Suzuki, Y. Kataoka, S. Nagayama, C. W. Magee, T. H. Büyüklimanlı, and T. Nagayama, "Analytical model for redistribution profile of ion-implanted

impurities during solid-phase epitaxy,” *IEEE Trans. Electron Devices*, vol. 54, no. 2, pp. 262–271, 2007.

- A. Dasgupta and S. K. Lahiri, “A Two-Dimensional Analytical Model of Threshold Voltages of Short-Channel MOSFET’s with Gaussian-Doped Channels,” *IEEE Trans. Electron Devices*, vol. 35, no. 3, pp. 390–392, 1988.
- De Indranil and C. M. Osburn, “Impact of super-steep-retrograde channel doping profiles on the performance of scaled devices,” *IEEE Trans. Electron Devices*, vol. 46, no. 8, pp. 1711–1717, 1999.
- B. Yu, C. H. J. Wann, E. D. Nowak, K. Noda, and C. Hu, “Short-channel effect improved by lateral channel-engineering in deep-submicronmeter MOSFET’s,” *IEEE Trans. Electron Devices*, vol. 44, no. 4, pp. 627–634, 1997.
- H. Kaur, S. Kabra, S. Bindra, S. Haldar, and R. S. Gupta, “Impact of graded channel (GC) design in fully depleted cylindrical/surrounding gate MOSFET (FD CGT/SGT) for improved short channel immunity and hot carrier reliability,” *Solid. State. Electron.*, vol. 51, no. 3, pp. 398–404, 2007.
- Z. Ramezani and A. A. Orouji, “Investigation of vertical graded channel doping in nanoscale fully-depleted SOI-MOSFET,” *Superlattices Microstruct.*, vol. 98, pp. 359–370, 2016.
- S. Barraud, L. Clavelier, and T. Ernst, “Electron transport in thin SOI, strained-SOI and GeOI MOSFET by Monte-Carlo simulation,” *Solid. State. Electron.*, vol. 49, no. 7, pp. 1090–1097, 2005.
- M. Rahimian and A. A. Orouji, “Nanoscale SiGe-on-insulator (SGOI) MOSFET with graded doping channel for improving leakage current and hot-carrier degradation,” *Superlattices Microstruct.*, vol. 50, no. 6, pp. 667–679, 2011.
- F. Bceuf, T. Skotnicki, S. Monfray, C. Julien ’, D. Dutartre ’, J. Martins, P. Mazoyer ’, R. Palla ’, B. Tave12, P. Ribot ’, E. Sondergard ’, and M. Sanquer ’, “16nm planar NMOSFET manufacturable within state-of-the-art CMOS process thanks to specific design and optimisation,” *Electron Devices Meet. 2001. IEDM’01. Tech. Dig. Int.*, no. 9, pp. 29–5, 2001.
- A. Nandi, A. K. Saxena, and S. Dasgupta, “Analytical Modeling of a Double Gate MOSFET Considering Source / Drain Lateral Gaussian Doping Profile,” *IEEE*

Trans. Electron Devices, vol. 60, no. 11, pp. 3705–3709, 2013.

- R. Gusmeroli, A. S. Spinelli, A. Pirovano, A. L. Lacaita, F. Boeuf, and T. Skotnicki, “2D QM simulation and optimization of decanano non-overlapped MOS devices,” *IEEE Int. Electron Devices Meet. 2003*, pp. 9.1.1–9.1.4, 2003.
- B. C. Paul, A. Bansal, and K. Roy, “Underlap DGMOS for Digital-Subthreshold Operation,” *IEEE Trans. Electron Devices*, vol. 53, no. 4, pp. 910–913, 2006.
- S. Kim, J. G. Fossum, and J. Yang, “Modeling and Significance of Fringe Capacitance in Nonclassical CMOS Devices With Gate – Source / Drain Underlap,” *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 5–7, 2006.
- S. Kim and J. G. Fossum, “Design Optimization and Performance Projections of Double-Gate FinFETs With Gate – Source / Drain Underlap for SRAM Application,” *IEEE Trans. Electron Devices*, vol. 54, no. 8, pp. 1934–1942, 2007.
- J. Yang, P. M. Zeitzoff, H. Tseng, and S. Member, “Highly Manufacturable Double-Gate FinFET With Underlap, Gate-source Drain,” *IEEE Trans. Electron Devices*, vol. 54, no. 6, pp. 1464–1470, 2007.
- A. B. Sachid, C. R. Manoj, D. K. Sharma, S. Member, V. R. Rao, and S. Member, “Gate Fringe-Induced Barrier Lowering in Underlap FinFET Structures and Its Optimization,” *IEEE Electron Device Lett.*, vol. 29, no. 1, pp. 128–130, 2008.
- A. Bansal and K. Roy, “Analytical Subthreshold Potential Distribution Model for Gate Underlap Double-Gate MOS Transistors,” *IEEE Trans. Electron Devices*, vol. 54, no. 7, pp. 1793–1798, 2007.
- R. Vaddi, R. P. Agarwal, and S. Dasgupta, “Analytical modeling of subthreshold current and subthreshold swing of an underlap DGMOSFET with tied – independent gate and symmetric – asymmetric options,” *Microelectronics J.*, vol. 42, no. 5, pp. 798–807, 2011.
- T. K. Chiang, “A new two-dimensional analytical subthreshold behavior model for short-channel tri-material gate-stack SOI MOSFET’s,” *Microelectron. Reliab.*, vol. 49, no. 2, pp. 113–119, 2009.
- G. V. Reddy and M. J. Kumar, “A new dual-material double-gate (DMDG) nanoscale SOI MOSFET - Two-dimensional analytical modeling and simulation,” *IEEE Trans. Nanotechnol.*, vol. 4, no. 2, pp. 260–268, 2005.

- P. K. Tiwari, S. Dubey, M. Singh, and S. Jit, “A two-dimensional analytical model for threshold voltage of short-channel triple-material double-gate metal-oxide-semiconductor field-effect transistors,” *J. Appl. Phys.*, vol. 108, no. 7, pp. 1–8, 2010.
- P. K. Tiwari, S. Dubey, M. Singh, and S. Jit, “A two-dimensional analytical model for threshold voltage of short-channel triple-material double-gate metal-oxide-semiconductor field-effect transistors,” pp. 1–8, 2010.
- M. P. Lefselter and S. M. Sze, “SB-IGFET: An Insulated-Gate Field-Effect Transistor Using Schottky Barrier Contacts for Source and Drain,” *Proc. IEEE*, vol. 56, no. 8, pp. 1400–1402, 1968.
- MeiKei Ieong, P. M. Solomon, S. E. Laux, H.-S. P. Wong, and D. Chidambaram, “Comparison of raised and Schottky source/drain MOSFETs using a novel tunneling contact model,” *Int. Electron Devices Meet. 1998. Tech. Dig. (Cat. No.98CH36217)*, pp. 733–736, 1998.
- G. Zhu, X. Zhou, T. S. Lee, L. K. Ang, G. H. See, S. Lin, Y. K. Chin, and K. L. Pey, “A compact model for undoped silicon-nanowire MOSFETs with schottky-barrier source/drain,” *IEEE Trans. Electron Devices*, vol. 56, no. 5, pp. 1100–1109, 2009.
- S. S. Wong, D. R. Bradbury, D. C. Chen, and K. Y. Chiu, “Elevated source/drain MOSFET,” in *IEDM*, 1984, pp. 634–637.
- S. Yamakawa, K. Sugihara, T. Furukawa, and Y. Nishioka, “Drivability Improvement on Deep-Submicron MOSFET’s by Elevation of Source / Drain Regions,” *IEEE Electron Device Lett.*, vol. 20, no. 7, pp. 366–368, 1999.
- Y. K. Choi, K. Asano, N. Lindert, V. Subramanian, T. J. King, J. Bokor, and H. Chenming, “Ultrathin-body SOI MOSFET for deep-sub-tenth micron era,” *IEEE Electron Device Lett.*, vol. 21, no. 5, pp. 254–255, 2000.
- Z. Zhang, S. Zhang, C. Feng, and M. Chan, “An elevated source / drain-on-insulator structure to maximize the intrinsic performance of extremely scaled MOSFETs,” *Solid. State. Electron.*, vol. 47, pp. 1829–1833, 2003.
- R. S. Shenoy, K. C. Saraswat, U. B. D. Fets, R. S. Shenoy, and K. C. Saraswat, “Optimization of extrinsic source/drain resistance in ultrathin body double-gate FETs,” *IEEE Trans. Nanotechnol.*, vol. 2, no. 4, pp. 265–270, 2003.

- M. Zhu, S. Chen, W. Zhang, X. Liu, and G. Du, “Investigating the effect of non-stationary transports in UTB MOSFETs with elevated and recessed source/drain by using full band Monte Carlo simulation method,” in *ICSICT-2010 - 2010 10th IEEE International Conference on Solid-State and Integrated Circuit Technology, Proceedings*, 2010, no. V, pp. 960–962.
- K. K. Ng and W. T. Lynch, “Analysis of the Gate-Voltage-Dependent Series Resistance of MOSFET’s,” *IEEE Trans. Electron Devices*, vol. 33, no. 7, pp. 965–972, 1986.
- V. Trivedi, J. G. Fossum, and M. M. Chowdhury, “Nanoscale FinFETs With Gate-Source/Drain Underlap,” *IEEE Trans. Electron Devices*, vol. 52, no. 1, pp. 56–62, 2005.
- D. H. Tassis, A. Tsormpatzoglou, C. A. Dimitriadis, G. Ghibaudo, G. Pananakakis, and N. Collaert, “Source / drain optimization of underlapped lightly doped nanoscale double-gate MOSFETs,” *Microelectron. Eng.*, vol. 87, no. 11, pp. 2353–2357, 2010.
- K. K. Makoto Yoshimi, Hiroaki Hazama, Minoru Takahashi. Shigeru Kambayashi. Tetsunori Wada and A. H. Tango, “Two-Dimensional Simulation and Measurement of High-Performance MOSFET’s Made on a Very Thin SOI Film,” *IEEE Trans. Electron Devices*, vol. 36, no. 3, pp. 493–503, 1989.
- S. Markov, B. Cheng, and A. Asenov, “Statistical Variability in Fully Depleted SOI MOSFETs Due to Random Dopant Fluctuations in the Source and Drain Extensions,” *electron device Lett.*, vol. 33, no. 3, pp. 2011–2013, 2012.
- G. K. Celler and S. Cristoloveanu, “Frontiers of silicon-on-insulator APPLIED PHYSICS REVIEWS — FOCUSED REVIEW Frontiers of silicon-on-insulator,” vol. 4955, no. 2003, 2006.
- S. Sarangi, S. Bhushan, A. Santra, S. Dubey, S. Jit, and P. K. Tiwari, “A rigorous simulation based study of gate misalignment effects in gate engineered double-gate (DG) MOSFETs,” *Superlattices Microstruct.*, vol. 60, pp. 263–279, 2013.
- R. K. Sharma, M. Gupta, and R. S. Gupta, “Two-dimensional analytical subthreshold model of graded channel DG FD SOI n-MOSFET with gate misalignment effect,” *Superlattices Microstruct.*, vol. 45, no. June, pp. 91–104, 2016.
- D. Hisamoto, W. C. Lee, J. Kedzierski, H. Takeuchi, K. Asano, C. Kuo, E. Anderson, T.

- J. King, F. Jeffrey Bokor, and C. Hu, “FinFET-A self-aligned double-gate MOSFET scalable to 20 nm,” *IEEE Trans. Electron Devices*, vol. 47, no. 12, pp. 2320–2325, 2000.
- B. S. Doyle, S. Datta, M. Doczy, S. Hareland, B. Jin, J. Kavalieros, T. Linton, A. Murthy, R. Rios, and R. Chau, “High performance fully-depleted tri-gate CMOS transistors,” *IEEE Electron Device Lett.*, vol. 24, no. 4, pp. 263–265, 2003.
- D. Jiménez, J. J. Sáenz, B. Iñíguez, J. Suñé, L. F. Marsal, and J. Pallarès, “Modeling of Nanoscale Gate-All-Around MOSFETs,” *IEEE Electron Device Lett.*, vol. 25, no. 5, pp. 314–316, 2004.
- D. Sharma and S. K. Vishvakarma, “Precise analytical model for short-channel quadruple-gate gate-all-around MOSFET,” *IEEE Trans. Nanotechnol.*, vol. 12, no. 3, pp. 378–385, 2013.
- J. Park, J. Colinge, C. H. Diaz, and S. Member, “Pi-Gate SOI MOSFET,” *IEEE Electron Device Lett.*, vol. 22, no. 8, pp. 405–406, 2001.
- Y. Li, H. M. Chou, and J. W. Lee, “Investigation of electrical characteristics on surrounding-gate and omega-shaped-gate nanowire FinFETs,” *IEEE Trans. Nanotechnol.*, vol. 4, no. 5, pp. 510–516, 2005.
- J. Y. Song, S. Member, W. Y. Choi, S. Member, J. H. Park, J. D. Lee, B. Park, A. The, and G. A. A. Mosfets, “Design Optimization of Gate-All-Around (GAA) MOSFETs,” *IEEE Trans. Nanotechnol.*, vol. 5, no. 3, pp. 186–191, 2006.
- J. R. Pfiester, R. D. Sivan, H. M. Liaw, C. A. Seelbach, and C. D. Gunderson, “A Self-Aligned Elevated Source/Drain MOSFET,” *IEEE Electron Device Lett.*, vol. 11, no. 9, pp. 365–367, 1990.
- S. Kimura, D. Hsamoto, E. Takeda, K. Tokyo, and W. T. Lynch, “A $0.1\mu\text{m}$ -gate Elevated Source and Drain MOSFET fabricated by Phase-shifted Lithography,” in *IEDM*, 1991, no. 1, pp. 950–952.
- H. Tian, K. W. Kim, J. R. Hauser, N. A. Masnari, and M. A. Littlejohn, “Effects of profile doped elevated source/drain structures on deep-submicron MOSFETs,” *Solid State Electron.*, vol. 38, no. 3, pp. 573–579, 1995.
- X. Tang, J.-P. Raskin, N. Reckinger, B. Dai, and L. a Francis, “A new fabrication method for elevated source/drain junctionless transistors,” *J. Phys. D. Appl. Phys.*, vol. 46,

no. 16, p. 165101, 2013.

- M. Y. Kwong, R. Kasnavi, P. Griffin, J. D. Plummer, and R. W. Dutton, “Impact of lateral source/drain abruptness on device performance,” *IEEE Trans. Electron Devices*, vol. 49, no. 11, pp. 1882–1890, 2002.
- S. Agrawal and J. G. Fossum, “A Physical Model for Fringe Capacitance in Double-Gate MOSFETs With Non-Abrupt Source / Drain Junctions and Gate Underlap,” *IEEE Trans. Electron Devices*, vol. 57, no. 5, pp. 1069–1075, 2010.
- K. Koley, B. Syamal, A. Kundu, N. Mohankumar, and C. K. Sarkar, “Subthreshold analog/RF performance of underlap DG FETs with asymmetric source/drain extensions,” *Microelectron. Reliab.*, vol. 52, no. 11, pp. 2572–2578, 2012.
- K. Koley, A. Dutta, S. K. Saha, and C. K. Sarkar, “Effect of source/drain lateral straggle on distortion and intrinsic performance of asymmetric underlap DG-MOSFETs,” *IEEE J. Electron Devices Soc.*, vol. 2, no. 6, pp. 135–144, 2014.
- K. Koley, A. Dutta, S. K. Saha, and C. K. Sarkar, “Analysis of High-k Spacer Asymmetric Underlap DG-MOSFET for SOC Application,” *IEEE Trans. Electron Devices*, vol. 62, no. 6, pp. 1733–1738, 2015.
- A. Chattopadhyay, A. Dasgupta, R. Das, A. Kundu, and C. K. Sarkar, “Effect of Spacer Dielectric Engineering on Asymmetric Source Underlapped Double Gate MOSFET using Gate Stack,” *Superlattices Microstruct.*, vol. 101, pp. 87–95, 2017.
- G. S. Sivaram, S. Chakraborty, R. Das, A. Dasgupta, A. Kundu, and C. K. Sarkar, “Impact of Lateral Straggle on the Analog/RF Performance of Asymmetric Gate Stack Double Gate MOSFET,” *Superlattices Microstruct.*, vol. 97, pp. 477–488, 2016.
- R. Vaddi, R. P. Agarwal, and S. Dasgupta, “Compact Modeling of a Generic Double-Gate MOSFET With Gate – S / D Underlap for Subthreshold Operation,” *IEEE Trans. Electron Devices*, vol. 59, no. 10, pp. 2846–2849, 2012.
- K. K. Ng and W. T. Lynch, “The impact of intrinsic series resistance on MOSFET scaling,” *IEEE Trans. Electron Devices*, vol. 34, no. 3, pp. 503–511, 1987.