CONTENTS

List of Figures			xi-xvii	
List of Tables			xviii	
List c	List of Abbreviations			xix-xxi
Prefa	ice			xxii-xxv
Chap	oter 1			Page No.
Intro	oduction	n and Scop	pe of the Thesis	01-48
1.1	Introd	uction		01
1.2	Design	n Requiren	nents for a New Device	08
1.3	Introd	uction to T	Sunnel Field Effect Transistor (TFET)	09
	1.3.1	Working	Principle of Tunnel FET	11
	1.3.2	Basic Exp TFETs	pression for Band-to-Band Tunneling Current in the	15
1.4	Possib	le Technic	ues to Improve the Performance of TFETs	18
	1.4.1	Gate Eng	ineering Techniques	19
		1.4.1.1	Multi-Gate Structure Engineering	19
		1.4.1.2	Gate-Electrode Engineering	23
		1.4.1.3	Gate-Oxide Techniques	26
	1.4.2	Materials	Engineering Techniques	28
		1.4.2.1	Source Materials Engineering	28
		1.4.2.2	Channel Materials Engineering	29
		1.4.2.3	Low Band-Gap Materials Engineering	31
1.5	Review	w of Some	State-of-the-Art Research Works on TFETs	32
	1.5.1	Review c	of Some Simulation-Based Studies on TFETs	35
	1.5.2	Review c	of Some Analytical Models of TFETs	36
1.6	Summ Thesis	•	e Literature Review: Motivation behind the Present	41
1.7				44

Chapter 2

	•	Modeling for Electrical Characteristics of Double-Gate	Tunnel	Field-
Effe	ct Trar	sistors with a SiO ₂ /High- <i>k</i> Stacked Gate-Oxide Structure		49-72
2.1	Introdu	action		49
2.2	Model	Formulation		51
	2.2.1	Modeling of Surface Potential		52
	2.2.2	Modeling of Electric Field Intensity		56
	2.2.3	Length of Junction Depletion Regions		56
	2.2.4	Modeling of Drain Current		57
	2.2.5	Modeling of Threshold Voltage		59
2.3	Result	s and Discussion		60
2.4	Conclu	ision		71

Chapter 3

Analytical Modeling of the Electrical Characteristics of Dual-Material Double-Gate			
TFF	ETs wit	h a SiO ₂ /HfO ₂ Stacked Gate-Oxide Structure	73-98
3.1	Introd	uction	73
3.2	Mode	Formulation	74
	3.2.1	Modeling of Surface Potential	75
	3.2.2	Modeling of Drain Current	79
	3.2.3	Modeling of Threshold Voltage	82
3.3	Result	s and Discussion	83
3.4	Conclusion		

Chapter 4

Analytical Model for Electrical Characteristics of Dual Metal Heterogeneous GateDielectric Double-Gate TFETs With Localized Interface Charges99-126

4.1	Introd	luction	99
4.2	Mode	l Formulation	101
	4.2.1	Modeling of Surface Potential	102
		4.2.1.1 2-D Electrostatic Surface Potential: Depletion Regime	102
		4.2.1.2 2-D Electrostatic Surface Potential: Impacts of Mobile	104
		Charges	
	4.2.2	Modeling of Drain Current	105
		4.2.2.1 BTBT Generation Rate in Forward Gate Bias	109

	4.2.2.2 BTBT Generation Rate in Ambipolar Gate Bias	110
	4.2.3 Modeling of Threshold Voltage	111
4.4	Result and Discussion	113
4.5	Conclusion	125

Chapter 5

Ana	lytical	Modeling for Electrical Characteristics of Double-Gate Heter	rojunction
TFE	ETs Wi	th a SiO ₂ /HfO ₂ Stacked Gate-Oxide Structure	127-152
5.1	Introd	luction	127
5.2	Mode	l Formulation	128
	5.2.1	Modeling of Surface Potential	129
		5.2.2.1 2-D electrostatic potential in Depletion Mode	130
		5.2.1.2 2-D Electrostatic Potential in Accumulation/Inversion Mode	130
	5.2.2	Modeling of Drain Current	134
		5.2.2.1 BTBT Generation Rate in Strong Accumulation/Inversion Regime	136
		5.2.2.2 BTBT Generation Rate in Subthreshold Regime	139
	5.2.3	Modeling of Threshold Voltage	140
5.3	Resul	ts and Discussion	141
5.4	Concl	usion	152

Chapter 6

Con	clusion and Future Scope	153-162
6.1	Introduction	153
6.2	Chapter-Wise Summary and Conclusion	153
6.3	Future Scopes of Work	161

References	163-176
Author's Relevant Publications	177