

LIST OF FIGURES

Fig 1.1:	The ITRS roadmap of transistor development [Internet resource (IR1)]	2
Fig 1.2:	Variation of supply voltage and threshold voltage against technology generation [Packan (2007)]	5
Fig 1.3:	Variation of power density against gate length scaling of MOS device [Meyerson (2004)]	6
Fig 1.4:	Variation of drain current against gate-to-source voltage of MOS device [Internet resource (IR2)]	8
Fig 1.5(a):	2-D cross-sections view of MOS device	10
Fig 1.5(b):	2-D cross-sections view of Tunnel FET	10
Fig 1.6(a):	The current mechanism of MOS device	10
Fig 1.6(b):	The current mechanism of Tunnel FET	10
Fig 1.7(a):	Conventional structure of n-TFET device	12
Fig 1.7(b):	Conventional structure of p-TFET device	12
Fig 1.8(a):	Energy band diagram of typical Tunnel FET device in OFF-state	14
Fig 1.8(b):	Energy band diagram of typical Tunnel FET device in ON-state	14
Fig 1.9:	Variation of energy barrier width against gate voltage of typical Tunnel FET [Boucart and Ionescu (2007c)]	14
Fig 1.10(a):	The ON-state energy band diagram for typical Tunnel FET	15
Fig 1.10(b):	The triangular potential barrier for typical Tunnel FET	15
Fig 1.11:	Transfer characteristics for Ideal device, Bulk MOSFET and Tunnel FET [Kim and Fossum (2001)]	18
Fig 1.12(a):	Planar Double-Gate Tunnel FET Structure	20
Fig 1.12(b):	Fin-FET (Double-Gate) Tunnel FET Structure	21
Fig 1.12(c):	Tri-gate Tunnel FET Structure	21
Fig 1.12(d):	Quadruple Gate Tunnel FET Structure	22

Fig 1.12(e):	Cylindrical Gate Tunnel FET Structure	23
Fig 1.13:	Dual material gate Tunnel FET structure	25
Fig 1.14:	Triple material gate Tunnel FET structure	25
Fig 1.15:	Vertical Stacked Gate SiO ₂ /high- <i>k</i> DG TFET Structure	27
Fig 1.16:	Lateral Stacked Gate SiO ₂ /high- <i>k</i> DG TFET Structure	27
Fig 1.17:	Heterojunction Ge/Si DG TFET Structure	29
Fig 1.18:	Strained-Si channel based DG TFET Structure	30
Fig 1.19:	Low-band gap materials based DG TFET structure	31
Fig 2.1(a):	Schematic of high- <i>k</i> stacked gate DG TFET	51
Fig 2.1(b):	Junction potential of high- <i>k</i> stacked gate DG TFET	51
Fig 2.2:	Surface potential along the channel for different V_{GS} of stacked gate SiO ₂ /HfO ₂ DG TFET at $L = 50\text{nm}$, $t_{si} = 12\text{nm}$, $\phi_M = 4.4\text{eV}$	62
Fig 2.3:	Surface potential along the channel for different V_{DS} of stacked gate SiO ₂ /HfO ₂ DG TFET at $L = 50\text{nm}$, $t_{si} = 12\text{nm}$, $\phi_M = 4.4\text{eV}$	62
Fig 2.4:	Variation of depletion length against V_{GS} of stacked gate SiO ₂ /HfO ₂ DG TFET at $L = 50\text{nm}$, $t_{si} = 12\text{nm}$, $\phi_M = 4.4\text{eV}$	63
Fig 2.5:	Variation of E_x and E_y along the channel for different combinations of dielectric constant DG TFET at $L = 50\text{nm}$, $t_{si} = 12\text{nm}$, $\phi_M = 4.4\text{eV}$	63
Fig 2.6:	Energy band diagram of stacked gate SiO ₂ /HfO ₂ DG TFET in ON-state ($V_{DS} = V_{DS} = 1\text{V}$) at $L = 50\text{nm}$, $t_{si} = 12\text{nm}$, $\phi_M = 4.4\text{eV}$	64
Fig 2.7:	Variation of L_t^{\min} against V_{GS} for different combination of dielectric constant of DG TFET	65
Fig 2.8:	Variation of L_t^{\min} against V_{GS} for different t_{si} of stacked gate SiO ₂ /HfO ₂ DG TFET	66
Fig 2.9:	Variation of I_d against V_{GS} for different combinations of dielectric constant of DG TFET	66
Fig 2.10:	Variation of I_d against V_{GS} for different t_{si} of stacked gate SiO ₂ /HfO ₂ DG TFET	67
Fig 2.11:	Variation of I_d against V_{DS} for different V_{GS} of stacked gate SiO ₂ /HfO ₂ DG TFET	67

Fig 2.12:	Variation of point SS against t_{Si} for different combinations of dielectric constant for DG TFET at $V_{\text{GS}} = 1\text{V}$, $V_{\text{DS}} = 1\text{V}$, $L = 50\text{nm}$, $t_{\text{Si}} = 12\text{nm}$	69
Fig 2.13:	Extraction of V_{th} from current parameters of stacked gate $\text{SiO}_2/\text{HfO}_2$ DG TFET by TC method	69
Fig 2.14:	Extraction of V_{th} of stacked gate $\text{SiO}_2/\text{HfO}_2$ DG TFET by TC method for different t_{Si}	70
Fig 2.15:	Variation of V_{th} against L for different combinations of dielectric constant for DG TFET at $V_{\text{DS}} = 1\text{V}$, $t_{\text{Si}} = 12\text{nm}$, $\phi_{\text{M}} = 4.4\text{eV}$	70
Fig 3.1:	Schematic of DM DG TFET with $\text{SiO}_2/\text{HfO}_2$ stacked gate-oxide	75
Fig 3.2:	Surface potential along the channel for different models (with S/D Dep. & without S/D Dep.) of DM DG TFET at $L_2 = 20\text{nm}$, $L_3 = 30\text{nm}$, $t_{\text{Si}} = 12\text{nm}$, $V_{\text{DS}} = V_{\text{GS}} = 1\text{V}$, $\text{EOT} = 1.3\text{nm}$	84
Fig 3.3:	Variation of E_x and E_y along the channel for different combinations of dielectric constant of DM DG TFET at $L_2 = 20\text{nm}$, $L_3 = 30\text{nm}$, $t_{\text{Si}} = 12\text{nm}$, $V_{\text{DS}} = V_{\text{GS}} = 1\text{V}$, $\text{EOT} = 1.3\text{nm}$	85
Fig 3.4:	Energy band diagram in ON state ($V_{\text{GS}} = V_{\text{DS}} = 1\text{V}$) of stacked gate $\text{SiO}_2/\text{HfO}_2$ DM DG TFET at $L_2 = 20\text{nm}$, $L_3 = 30\text{nm}$, $L = 50\text{nm}$, $t_{\text{Si}} = 12\text{nm}$, $\text{EOT} = 1.3\text{nm}$	86
Fig 3.5:	Variation of L_t^{min} against V_{GS} for different combinations of gate work function (ϕ_{M}) of stacked gate $\text{SiO}_2/\text{HfO}_2$ DG TFET at $L = 50\text{nm}$, $t_{\text{Si}} = 12\text{nm}$, $V_{\text{DS}} = 1\text{V}$	87
Fig 3.6:	Variation of I_{d} against V_{GS} for different combinations of dielectric constant of DM DG TFET at $L_2 = 20\text{nm}$, $L_3 = 30\text{nm}$, $L = 50\text{nm}$, $t_{\text{Si}} = 12\text{nm}$, $V_{\text{DS}} = 1\text{V}$	87
Fig 3.7:	Variation of I_{d} against V_{DS} for different V_{GS} of stacked gate $\text{SiO}_2/\text{HfO}_2$ DM DG TFET at $L_2 = 20\text{nm}$, $L_3 = 30\text{nm}$, $L = 50\text{nm}$, $t_{\text{Si}} = 12\text{nm}$	88
Fig 3.8:	Variation of I_{d} against V_{GS} for different combinations of gate work function (ϕ_{M}) of stacked gate $\text{SiO}_2/\text{HfO}_2$ DG TFET at $L = 50\text{nm}$, $t_{\text{Si}} = 12\text{nm}$, $V_{\text{DS}} = 1\text{V}$	89
Fig 3.9:	Comparison of point SS against t_{Si} for different combinations of gate work function (ϕ_{M}) of stacked gate $\text{SiO}_2/\text{HfO}_2$ DG TFET at $L = 50\text{nm}$, $V_{\text{GS}} = V_{\text{DS}} = 1\text{V}$	89
Fig 3.10:	Variation of I_{d} against V_{GS} for different ϕ_{t} of stacked gate $\text{SiO}_2/\text{HfO}_2$ DM DG TFET at $L_2 = 20\text{nm}$, $L_3 = 30\text{nm}$, $L = 50\text{nm}$, $t_{\text{Si}} = 12\text{nm}$, $\phi_{\text{a}} = 4.4\text{eV}$, $V_{\text{DS}} = 1\text{V}$	91

Fig 3.11:	Variation of I_d against V_{GS} for different ϕ_a of stacked gate SiO ₂ /HfO ₂ DM DG TFET at $L_2 = 20\text{nm}$, $L_3 = 30\text{nm}$, $L = 50\text{nm}$, $t_{si} = 12\text{nm}$, $\phi_t = 4.2\text{eV}$, $V_{DS} = 1\text{V}$	91
Fig 3.12:	Variation of I_d against V_{GS} for different $L_1:L_2$ of stacked gate SiO ₂ /HfO ₂ DM DG TFET at $L = 50\text{nm}$, $t_{si} = 12\text{nm}$, $V_{DS} = 1\text{V}$	92
Fig 3.13:	Variation of I_d against V_{DS} for different channel length, L of stacked gate SiO ₂ /HfO ₂ DM DG TFET at $L_2 : L_3 = 2:3$, $t_{si} = 12\text{nm}$, $EOT = 1.3\text{nm}$, $V_{DS} = 1\text{V}$	93
Fig 3.14:	Variation of I_d against V_{GS} for different combinations of energy band gap structures of stacked gate SiO ₂ /HfO ₂ DM DG TFET at $L_2 = 20\text{nm}$, $L_3 = 30\text{nm}$, $L = 50\text{nm}$, $t_{si} = 12\text{nm}$, $V_{DS} = 1\text{V}$	93
Fig 3.15:	Extraction of V_{th} for different combination of gate work function ϕ_M by a TC method of stacked gate SiO ₂ /HfO ₂ DG TFET at $L = 50\text{nm}$, $t_{si} = 12\text{nm}$, $V_{DS} = 1\text{V}$	95
Fig 3.16:	Variation of V_{th} against t_{si} for different combinations of dielectric constant of DM DG TFET at $L_2 = 20\text{nm}$, $L_3 = 30\text{nm}$, $L = 50\text{nm}$, $V_{DS} = 1\text{V}$	96
Fig 3.17:	Variation of I_d against V_{GS} for different N_1 of stacked gate SiO ₂ /HfO ₂ DM DG TFET at $L_2 = 20\text{nm}$, $L_3 = 30\text{nm}$, $L = 50\text{nm}$, $t_{si} = 12\text{nm}$, $V_{DS} = 1\text{V}$	97
Fig 3.18:	Variation of V_{th} against N_1 for different combinations of dielectric constant of DM DG TFET at $L_2 = 20\text{nm}$, $L_3 = 30\text{nm}$, $L = 50\text{nm}$, $t_{si} = 12\text{nm}$, $V_{DS} = 1\text{V}$	97
Fig 4.1(a):	Schematic of DM-HGD DG TFET with localized interface charges	101
Fig 4.1(b):	Surface junction potential of DM-HGD DG TFET	101
Fig 4.2(a):	Comparisons of $ E_x $ along the channel for different V_{GS} of DM-HDG DG TFET at $L_2 = 10\text{nm}$, $L_3 = 40\text{nm}$, $L = 50\text{nm}$, $t_{si} = 12\text{nm}$, $V_{DS} = 0.5\text{V}$	106
Fig 4.2(b):	Comparisons of G_{BTBT} along the channel for different V_{GS} of DM-HDG DG TFET at $L_2 = 10\text{nm}$, $L_3 = 40\text{nm}$, $L = 50\text{nm}$, $t_{si} = 12\text{nm}$, $V_{DS} = 0.5\text{V}$	106
Fig 4.3:	Energy band diagram for forward gate bias ($V_{GS} = 0.5\text{V}$, $V_{DS} = 0.5\text{V}$) of DM-HGD DG TFET at $L_2 = 10\text{nm}$, $L_3 = 40\text{nm}$, $L = 50\text{nm}$, $t_{si} = 12\text{nm}$	107
Fig 4.4:	Energy band diagram for ambipolar gate bias ($V_{GS} = -0.5\text{V}$, $V_{DS} = 0.5\text{V}$) of DM-HGD DG TFET at $L_2 = 10\text{nm}$, $L_3 = 40\text{nm}$, $L = 50\text{nm}$, $t_{si} = 12\text{nm}$	108

Fig 4.5:	G_{BTBT} along the channel for forward gate bias <i>i.e.</i> , $V_{\text{GS}} = 1\text{V}$, of DM-HGD DG TFET at $L_2 = 10\text{nm}$, $L_3 = 40\text{nm}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$, $V_{\text{DS}} = 0.5\text{V}$	108
Fig 4.6:	G_{BTBT} along the channel for ambipolar gate bias <i>i.e.</i> , $V_{\text{GS}} = -1\text{V}$, of DM-HGD DG TFET at $L_2 = 10\text{nm}$, $L_3 = 40\text{nm}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$, $V_{\text{DS}} = 0.5\text{V}$	110
Fig 4.7:	Variation of surface potential along the channel of DM-HGD DG TFET at $L_2 = 10\text{nm}$, $L_3 = 40\text{nm}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$, $V_{\text{GS}} = 1.0\text{V}$, $V_{\text{DS}} = 0.5\text{V}$	112
Fig 4.8:	Extraction of V_{th} from surface potential versus V_{GS} curve (Fig. 4.7) by using $L_{\text{t}}^{\text{min}}$ of DM-HGD DG TFET at $L_2 = 10\text{nm}$, $L_3 = 40\text{nm}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$, $V_{\text{DS}} = 0.5\text{V}$	113
Fig 4.9:	Variation of surface potential along the channel for different V_{GS} of DM-HGD DG TFET at $L_2 = 10\text{nm}$, $L_3 = 40\text{nm}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$, $V_{\text{DS}} = 0.5\text{V}$	115
Fig 4.10:	Variation of surface potential against V_{GS} for different V_{DS} of DM-HGD DG TFET at $L_2 = 10\text{nm}$, $L_3 = 40\text{nm}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$	115
Fig 4.11:	Variation of surface potential along the channel for different V_{DS} of DM-HGD DG TFET at $L_2 = 10\text{nm}$, $L_3 = 40\text{nm}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$, $V_{\text{GS}} = 1\text{V}$	116
Fig 4.12:	Variation of surface potential against V_{DS} for different V_{GS} of DM-HGD DG TFET at $L_2 = 10\text{nm}$, $L_3 = 40\text{nm}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$	116
Fig 4.13:	Variation of surface potential along the channel for different N_{f} of DM-HGD DG TFET at $V_{\text{GS}} = 0.2\text{V}$, $V_{\text{DS}} = 0.5\text{V}$, $L_2 = 10\text{nm}$, $L_3 = 40\text{nm}$, $L_{\text{d}} = 10\text{nm}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$	117
Fig 4.14:	Variation of amplitude of lateral electric field along the channel for different N_{f} of DM-HGD DG TFET at $V_{\text{GS}} = 0.2\text{V}$, $V_{\text{DS}} = 0.5\text{V}$, $L_2 = 10\text{nm}$, $L_3 = 40\text{nm}$, $L_{\text{d}} = 10\text{nm}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$, $V_{\text{DS}} = 0.5\text{V}$	118
Fig 4.15:	Comparisons of I_{d} against V_{GS} for different combinations of DM-HGD DG TFET structures at $L_2 = 10\text{nm}$, $L_3 = 40\text{nm}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$, $V_{\text{DS}} = 0.5\text{V}$	118
Fig 4.16:	Comparisons of I_{d} against V_{GS} for different combinations of DM-HGD DG TFET structures at $L_2 = 10\text{nm}$, $L_3 = 40\text{nm}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$, $V_{\text{DS}} = 0.5\text{V}$	120
Fig 4.17:	Comparisons of I_{d} against V_{GS} for different L_2 of DM-HGD DG TFET structures at $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$, $V_{\text{DS}} = 0.5\text{V}$	121
Fig 4.18:	Variation of I_{d} against V_{GS} for different N_{f} of DM-HGD DG TFET at $L_2 = 10\text{nm}$, $L_3 = 40\text{nm}$, $L_{\text{d}} = 10\text{nm}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$,	122

$$V_{DS} = 0.5V$$

Fig 4.19:	Variation of I_d against V_{DS} for different N_f of DM-HGD DG TFET at $L_2 = 10nm$, $L_3 = 40nm$, $L_d = 10nm$, $L = 50nm$, $t_{si} = 12nm$, $V_{GS} = 0.4V$	122
Fig 4.20:	Extraction of V_{th} from simulated current parameters by using TC method of DM-HGD DG TFET at $L_2 = 10nm$, $L_3 = 40nm$, $L = 50nm$, $t_{si} = 12nm$, $V_{DS} = 0.5V$	123
Fig 4.21:	Variation of V_{th} against V_{DS} for different N_f of DM-HGD DG TFET at $L_2 = 10nm$, $L_3 = 40nm$, $L_d = 10nm$, $L = 50nm$, $t_{si} = 12nm$	124
Fig 4.22:	Variation of V_{th} against N_f for different combinations of gate dielectric constant (localized region) of DM-HGD DG TFET at $L_2 = 10nm$, $L_3 = 40nm$, $L = 50nm$, $L_d = 10nm$, $t_{si} = 12nm$, $V_{DS} = 0.5V$	124
Fig 4.23:	Comparisons of ΔV_{th} against t_{si} for different N_f of DM-HGD DG TFET at $L_2 = 10nm$, $L_3 = 40nm$, $L_d = 10nm$, $L = 50nm$, $t_{si} = 12nm$, $V_{DS} = 0.5V$	125
Fig 5.1(a):	Schematic of DG HJTFET with SiO_2/HfO_2 stacked gate oxide	129
Fig 5.1(b):	Energy band diagram of DG HJTFET with SiO_2/HfO_2 stacked gate oxide	129
Fig 5.2(a):	Schematic of surface junction potentials for different regions in the accumulation/inversion mode of DG HJTFET	131
Fig 5.2(b):	Surface potential along the channel for different mode of DG HJTFET	131
Fig 5.3(a):	Comparisons of amplitude of E_x along the channel for different V_{GS} and constant $V_{DS} = 0.5V$ of DG HJTFET	135
Fig 5.3(b):	Comparisons of G_{BTBT} along the channel for different V_{GS} and constant $V_{DS} = 0.5V$ of DG HJTFET	135
Fig 5.4:	G_{BTBT} along the channel for high V_{GS} ($V_{GS} = 0.5V$) of DG HJTFET with SiO_2/HfO_2 stacked gate oxide at constant $V_{DS} = 0.5V$	137
Fig 5.5:	G_{BTBT} along the channel for low V_{GS} ($V_{GS} = 0.1V$) of DG HJTFET with SiO_2/HfO_2 stacked gate oxide at constant $V_{DS} = 0.5V$	139
Fig 5.6:	Electron concentration along the channel for different V_{GS} of DG HJTFET with SiO_2/HfO_2 gate oxide at $V_{DS} = 0.5V$, $L = 50nm$, $t_{si} = 12nm$	142
Fig 5.7:	Variation of surface potential against V_{GS} for different V_{DS} of DG HJTFET with SiO_2/HfO_2 gate oxide at $L = 50nm$, $t_{si} = 12nm$	142

Fig 5.8:	Variation of I_d against V_{GS} for different V_{DS} of DG HJTFFET with $\text{SiO}_2/\text{HfO}_2$ gate oxide at $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$	143
Fig 5.9:	Comparisons of energy band diagram of homo (Si) and hetero (Si/Ge) DG TFET in ON-state ($V_{GS} = V_{DS} = 0.5\text{V}$)	144
Fig 5.10:	Variation of I_d against V_{GS} for Si (Homo) and Si/Ge (Hetero) $\text{SiO}_2/\text{HfO}_2$ stacked gate DG TFET with & without subthreshold regime oxide at $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$	144
Fig 5.11:	Variation of I_d against V_{DS} for different V_{GS} of DG HJTFFET with $\text{SiO}_2/\text{HfO}_2$ stacked gate oxide at $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$	145
Fig 5.12:	Variation of I_d against V_{GS} for different homo and heterojunction DG TFET device at $V_{DS} = 0.5\text{V}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$	146
Fig 5.13:	Variation of I_d against V_{GS} for different channel length of DG HJTFFET with $\text{SiO}_2/\text{HfO}_2$ stacked gate oxide at $V_{DS} = 0.5\text{V}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$	146
Fig 5.14:	Variation of I_d against V_{GS} for different source doping concentration (N_1) of DG HJTFFET device with $\text{SiO}_2/\text{HfO}_2$ stacked gate oxide at $V_{DS} = 0.5\text{V}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$	147
Fig 5.15:	Variation of I_d against V_{GS} for different combinations of dielectric constant of SOI HJTFFET with $\text{SiO}_2/\text{HfO}_2$ stacked gate oxide at $V_{DS} = 0.5\text{V}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$	148
Fig 5.16:	Variation of I_d against V_{GS} for different combinations of dielectric constant of InAS/GaSb DG HJTFFET with $\text{SiO}_2/\text{HfO}_2$ stacked gate oxide at $V_{DS} = 0.3\text{V}$ and $\phi_M = 4.7\text{eV}$.	148
Fig 5.17:	Comparisons of SS for different homo and heterojunction DG TFET device with $\text{SiO}_2/\text{HfO}_2$ stacked gate oxide at $V_{DS} = 0.5\text{V}$, $V_{GS} = 1.0\text{V}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$	150
Fig 5.18:	Variation of V_{th} against L for different homo and heterojunction DG TFET with $\text{SiO}_2/\text{HfO}_2$ stacked gate oxide at $V_{DS} = 0.5\text{V}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$	151
Fig 5.19:	Variation of V_{th} against t_{si} for different combinations of dielectric constant of DG HJTFFET structure at $V_{DS} = 0.5\text{V}$, $L = 50\text{nm}$, $t_{\text{si}} = 12\text{nm}$	151