

List of Figures

- Figure 1.1:** Schematic of low voltage TFT application in various technologies. 1
- Figure 1.2:** A schematic diagram of **a)** TFT with the bottom gate and top contact arrangement **b)** charge transportation in TFT channel under the applied electric field. 4
- Figure 1.3:** Schematic diagram of the configuration of the thin film transistor **a)** staggered bottom gate **b)** staggered top gate **c)** coplanar bottom gate **d)** coplanar top gate. 5
- Figure 1.4:** Typical **a)** output and **b)** transfer characteristics of an n-type oxide TFT.[10]. 7
- Figure 1.5:** The schematics of basic mechanism of dielectric polarization **a)** electronics polarization **b)** ionic polarization **c)** orientation polarization **d)** chain relaxation **e)** free counter ion polarization in electrolyte **f)** interfacial polarization **g)** electrode or EDL polarization **h)** the contribution of the different polarization mechanism to the dielectric constant with various frequency regions.[8, 27] 14
- Figure 1.6:** The simple schematic diagram of the basic mechanism of parallel plate metal-insulator-metal capacitor **a)** with dielectric layer **b)** without dielectric layer **c)** dipole polarization mechanism under the no applied electric field and under the applied field. . 15
- Figure 1.7:** **a)** A relation dielectric constant versus measured bandgap of the various metal oxide dielectric[62] **b)** schematic diagram of band offset determining carrier injection in oxide band offset V_e and V_h indicate the potential barriers for electrons and holes, CB and VB are conduction and valence bands for channel and dielectric layers. 17
- Figure 1.8:** Criteria to choose the high-k dielectric for a thin film transistor. 18
- Figure 1.9:** d block metal elements with $(n-1)d^{10}ns^0$ ($n \geq 4$) configuration.[95] 24
- Figure 1.10:** Schematic diagram of the **a)** application of sol-gel metal oxide for thin film device application **b)** process flow chart for solution-processed thin film deposition.[64] 25
- Figure 1.11:** Steps of sol-gel chemical reaction **a)** an illustration of deprotonation reaction between metal ions and solvent (H_2O or alcohol) molecules to metal hydroxides. Typical reactions for **b)** hydrolysis and **c)** condensation.[27, 97]..... 28
- Figure 1.12:** schematic of deposition of solution processed metal oxide thin films **a)** different kinds of final products such as sol, gel, and nanoparticles **b)** a representation for densification of sol-gel thin film using high-temperature annealing.[27]..... 28
- Figure 1.13:** Solution-processed ion conducting metal oxide thin film transistor **a)** crystal structure of SBA dielectric Na^+ ion is denoted by blue dot and red and yellow color represents oxygen and aluminum atoms respectively **b)** a proposed ionic path inside the

<i>dielectric c) transfer and d) output characteristics of ZTO transistor with sol-gel coated SBA dielectric based TFT.[27]</i>	32
Figure 2.1: <i>a) Flow chart of the cleaning process and b) flow chart of the device fabrication</i>	40
Figure 2.2: <i>Layout of the MIM device structure for C-f and I-V measurements.</i>	49
Figure 2.3: <i>Layout of the BG-TC device structure for TFT characterization</i>	49
Figure 3.1: <i>Schematic diagram of a) charge polarization of Li_5AlO_4 dielectric film due to the shifting of Li^+ ion under external bias, b) solution-processed metal oxide IZO TFT and c) IZO/PbS heterojunction phototransistor.</i>	52
Figure 3.2: <i>a) Thermal behavior of precursor powder of Li_5AlO_4 and b) optical transmittance spectra of Li_5AlO_4 thin films annealed at different temperatures</i>	54
Figure 3.3: <i>a) FTIR analysis of Li_5AlO_4 dielectric thin film annealed at 350 °C, 500 °C, and 700 °C, b) cross-sectional scanning electron microgram of $\text{p}^{++}\text{-Si}/\alpha\text{-Li}_5\text{AlO}_4/\text{IZO}$ film.</i>	55
Figure 3.4: <i>a) XRD pattern of Li_5AlO_4 powder b) Grazing incidence X-ray diffraction (GIXRD) analysis of Li_5AlO_4 dielectric thin film, annealed at 350 °C, 500 °C and 700 °C temperatures in the ambient atmosphere</i>	56
Figure 3.5: <i>AFM images of Li_5AlO_4 films annealed at a) 350 °C, b) 500 °C, c) 700 °C and 3-D AFM images of same Li_5AlO_4 films annealed at d) 350 °C, e) 500 °C and f) 700 °C from a surface area of $3\mu\text{m} \times 3\mu\text{m}$.</i>	57
Figure 3.6: <i>a) Capacitance vs. frequency (C-f) curve and b) leakage current vs. applied electric field curve of Li_5AlO_4 thin film with a device structure of $\text{Al}/\text{Li}_5\text{AlO}_4/\text{p}^{++}\text{-Si}$ for various types of Li_5AlO_4 dielectric film</i>	58
Figure 3.7: <i>The output characteristics for IZO TFT fabricated with a) $\alpha\text{-Li}_5\text{AlO}_4$ c) $\alpha\text{-Li}_5\text{AlO}_4$ e) $\beta\text{-Li}_5\text{AlO}_4$ dielectric. Transfer characteristics for IZO TFT fabricated with b) $\alpha\text{-Li}_5\text{AlO}_4$ d) $\alpha\text{-Li}_5\text{AlO}_4$ f) $\beta\text{-Li}_5\text{AlO}_4$ dielectric.</i>	61
Figure 3.8: <i>Histograms of the a) mobility, b) threshold voltage and c) subthreshold swing values for $\text{Al}/\text{IZO}/\alpha\text{-Li}_5\text{AlO}_4/\text{p}^{++}\text{-Si}$ TFTs</i>	62
Figure 3.9: <i>Stability test of the $\alpha\text{-Li}_5\text{AlO}_4$ dielectric TFT a) bias stress stability b) ambient atmosphere storage stability c) variation of mobility with time.</i>	65
Figure 3.10: <i>a) $I_D\text{-}V_G$ plot of IZO/PbS heterojunction phototransistor under white light illumination b) photo-response data under square shape pulse light illumination c) magnified plot of time response for determination of rise time of device and d) magnified plot of time response for determination of fall time of device e) depletion layer formation of</i>	

p-PbS/*n*-IZO heterojunction and photogenerated *e*-*h* separation due to the effect of barrier potential. 67

Figure 4.1: Schematic diagram of **a)** charge polarization of the LiAlO₂ ionic dielectric thin films due to Li⁺ ion shift under the external bias and **b)** influence of that dielectric on the flow of electrons in the active channel at low voltage. 71

Figure 4.2: **a)** TGA and DTA of the precursor powder of LiAlO₂ **b)** FTIR analysis of the thin films of LiAlO₂ dielectric annealed at 350 °C, 500 °C and 700 °C. 74

Figure 4.3: **a)** Powder XRD of LiAlO₂ dielectric **b)** GIXRD plot of LiAlO₂ thin films, with different annealing temperatures 350 °C, 500 °C and 700 °C. 75

Figure 4.4: **a)** Optical transmittance plot of the sol-gel derived LiAlO₂ dielectric thin films of ~80 nm thickness annealed at different temperatures for LiAlO₂/quartz (inset) **b)** The Tauc's plot of thin films annealed at various temperatures and the inset shows the band gaps of the LiAlO₂ thin films. 75

Figure 4.5: 2-D Surface morphologies of the solution processed LiAlO₂ dielectric thin films for *p*⁺⁺-Si / LiAlO₂ at different annealing temperatures **a)** 350 °C **b)** 500 °C **c)** 700 °C and for 3-D **d)** 350 °C **e)** 500 °C **f)** 700 °C (scan surface area 3 x 3 μm). 78

Figure 4.6: **a)** Leakage current density vs applied voltage of LiAlO₂ thin films annealed at 350 °C, 500 °C and 700 °C. **b)** capacitance versus frequency curves of the solution processed ionic dielectric LiAlO₂ thin films annealed at 350 °C, 500 °C and 700 °C with *p*⁺⁺-Si /LiAlO₂/ Al device structure. 79

Figure 4.7: **a)** The specific capacitance and ionic conductivity vs. frequency for a 500 °C annealed dielectric thin film with a device structure of *p*⁺⁺-Si/ α-LiAlO₂/Al **b)** illustrations Li⁺ ion position in α-LiAlO₂ thin film in these three frequency regions **c)** Nyquist plot experimental (black) data and fitted data (red) **d)** the corresponding equivalent circuits.. 80

Figure 4.8: Output characteristics of the device -*I* under 1.0-volt operating voltage **a)** output characteristics, **b)** transfer characteristics with device architecture *p*⁺⁺-Si/α-LiAlO₂/IZO/Al. 82

Figure 4.9: Output characteristics of the IZO TFT with LiAlO₂ dielectric annealed at **a)** 350 °C **b)** 500 °C **c)** 700 °C and transfer characteristics **d)** 350 °C **e)** 500 °C **f)** 700 °C with *V*_G of 2V with device architecture *p*⁺⁺-Si/LiAlO₂/IZO/Al. 84

Figure 4.10: Mobility versus roughness of dielectric at different annealed temperatures. 86

Figure 4.11: Histogram of the field effect mobility **a)** 350 °C, **b)** 500 °C and **c)** 700 °C and subthreshold swing for **d)** 350 °C, **e)** 500 °C and **f)** 700 °C LiAlO₂/IZO TFT. 87

Figure 4.12: Electron transporting principle of oxide semiconductor **a)** electron hopping through a percolation-conduction path in semiconductor channel, **b)** schematic device diagram with charge accumulation in different localized states and subsequent charge

transportin accumulation mode operation by the effect of high capacitance ionic dielectric LiAlO_2 89

Figure 4.13: Operational stability of the ionic dielectric $\text{LiAlO}_2/\text{IZO}$ TFT **a)** evolution of the transfer curves of ionic dielectric annealed at 700°C $\text{LiAlO}_2/\text{IZO}$ TFT. The gate bias during stress was 2V **b)** change in field effect mobility, on/off, threshold voltage and subthreshold swing during continuous operation for 45 minutes..... 90

Figure 4.14: Operational stability of the ionic dielectric $\text{LiAlO}_2/\text{IZO}$ TFT **a)** evolution of the transfer curves of ionic dielectric annealed at 350°C $\text{LiAlO}_2/\text{IZO}$ TFT. The gate bias during stress was 2V **b)** change in field effect mobility, on/off, threshold voltage and subthreshold swing during continuous operation for 45 minutes..... 90

Figure 5.1: Schematic diagram of the device structures for TFTs with single-layer (Al_2O_3 and Li_5AlO_4) and bilayer ($\text{Li}_5\text{AlO}_4/\text{TiO}_2$ and $\text{Li}_5\text{AlO}_4/\text{Al}_2\text{O}_3$) gate dielectrics..... 96

Figure 5.2: **a)** Grazing incidence X-ray diffraction (GIXRD) pattern of sol-gel coated thin films of single layer and bilayer dielectrics **b)** X-ray reflectivity data and theoretical fit as a function of q_z of $\text{Li}_5\text{AlO}_4/\text{TiO}_2$ stacked dielectric. 97

Figure 5.3: 2D-Surface morphologies of spin-coated thin films of various single layer and bilayer dielectrics **a)** TiO_2 , **b)** Li_5AlO_4 , **c)** $\text{Li}_5\text{AlO}_4/\text{Al}_2\text{O}_3$, **d)** Al_2O_3 , **e)** $\text{Li}_5\text{AlO}_4/\text{TiO}_2$ and 3D-AFM images of **f)** TiO_2 ($R_{\text{rms}} = 0.08 \text{ nm}$), **g)** Li_5AlO_4 ($R_{\text{rms}} = 3.1 \text{ nm}$), **h)** $\text{Li}_5\text{AlO}_4/\text{Al}_2\text{O}_3$ ($R_{\text{rms}} = 2.3 \text{ nm}$), **i)** Al_2O_3 ($R_{\text{rms}} = 1.3$) **j)** $\text{Li}_5\text{AlO}_4/\text{TiO}_2$ ($R_{\text{rms}} = 1.1 \text{ nm}$). 98

Figure 5.4: **a)** Leakage current density vs applied voltage and **b)** Capacitance vs frequency curve of sol-gel derived thin films of various single (Al_2O_3 and Li_5AlO_4) and double gate dielectric ($\text{Li}_5\text{AlO}_4/\text{TiO}_2$ and $\text{Li}_5\text{AlO}_4/\text{Al}_2\text{O}_3$) layers with MIM device architecture..... 100

Figure 5.5: **a)** Leakage current density vs applied voltage and **b)** Capacitance vs frequency curve of sol-gel derived TiO_2 thin film..... 100

Figure 5.6: Schematic device structure for IZO TFT with **a)** device-1; Al_2O_3 **b)** device-2; Li_5AlO_4 single dielectric layer **c)** device-3; $\text{Li}_5\text{AlO}_4/\text{Al}_2\text{O}_3$ **d)** device-4; $\text{Li}_5\text{AlO}_4/\text{TiO}_2$ bilayer. 103

Figure 5.7: Transistor characterization of single-layer gate dielectric IZO TFT under the different bias; output characteristics of **a)** device-1 **b)** device-2 under 2.0 V operation **c)** device-1 and **d)** device-2 under 1.0 V. 104

Figure 5.8: Transistor characterization of single-layer gate dielectric IZO TFT under the different bias; transfer characteristics of **a)** device-1 **b)** device-2 under 2.0 V operation **c)** device-1 and **d)** device-2 under 1.0 V. 105

Figure 5.9: Transistor characterization of bilayer gate dielectric IZO TFT under the different bias; output characteristics of **a)** device-3 **b)** device-4 under 2.0 V operation **c)** device-3 and **d)** device-4 under 1.0 V. 106

Figure 5.10: Transistor characterization of bilayer gate dielectric IZO TFT under the different bias; transfer characteristics **a)** device-3 **b)** device-4 under 2.0 V operation; **c)** device-3 **d)** device-4 under 1.0 V operation..... 107

Figure 5.11: Schematic presentation of the bilayer dielectric layer of p^+ -Si/TiO₂ Schottky junction under **a)** zero bias **b)** forward bias, **c)** reversed bias. 111

Figure 5.12: Depiction of metal-insulator/semiconductor structures illustrating the mechanism of variation in the transistor performance using various gate dielectrics. Energy band diagram of the **a)** a single layer of insulator Al₂O₃ dielectric **b)** single layer of Li₅AlO₄ dielectric **c)** Li₅AlO₄/Al₂O₃ bilayer dielectric and **d)** Li₅AlO₄/TiO₂ bilayer dielectric. 111