

List of Figures

1.1	Conventional wind energy system	1
1.2	Proposed wind energy system	2
1.3	Classification of AC-AC converters	3
1.4	Diode bridge cascaded with voltage source inverter	4
1.5	Voltage source back to back converter	4
1.6	Current source back to back converter	5
1.7	Diode bridge cascaded with Z source inverter	6
1.8	Vienna rectifier cascaded with VSI	6
1.9	Direct matrix converter (DMC)	7
1.10	Indirect matrix converter (IMC)	8
1.11	Switch reduction stages in one leg of IMC	9
1.12	Sparse matrix converter	9
1.13	Very sparse matrix converter	10
1.14	Switch reduction stage in one leg of SMC	10
1.15	Ultra sparse matrix converter	11
1.16	Three level USMC with NPC inversion stage	11
1.17	Auxiliary reversible boost integrated IMC	12
1.18	Integrated capacitive link VSI bridge IMC	12
1.19	Impedance source IMC	13
1.20	Integrated impedance source IMC	13
1.21	Integrated Z source USMC (CZ-USMC)	14
1.22	Integrated switched inductor Z source USMC (SWZ-USMC)	15
1.23	Integrated quasi Z source USMC (QZ-USMC)	15
1.24	Integrated series Z source USMC (SZ-USMC)	16

1.25	Three level Z source USMC with NPC inversion stage	16
2.1	Distribution of V_k, V_l, V_m voltages with input phase voltages	23
2.2	Indirect matrix converter	24
2.3	Normalised variations of max, mid and min function of input voltages .	26
2.4	Variation of δ_1, δ_2	26
2.5	Carrier modulation	27
2.6	Voltage source inverter	28
2.7	Voltage space vector (VSV) diagram	28
2.8	Signal generation case 1	29
2.9	Signal generation case 2	29
2.10	Signal generation case 3	30
2.11	Different combination of switching states placement	30
2.12	Current source rectifier	30
2.13	Current space vector (CSV) diagram	31
2.14	Signal generation for CSR case 1	32
2.15	Signal generation for CSR case 2	32
2.16	Signal generation for CSR without zero vector	32
2.17	Zero current switching	33
2.18	ZCS switching placement	34
2.19	Zero voltage switching	35
2.20	ZVS switching placement	35
2.21	Flow of SVM technique for matrix converters	36
2.22	I_a, I_b, I_c transformed to I_α, I_β	37
2.23	I_α, I_β converted to $\theta_i, I $	38
2.24	Sector calculation	38
2.25	Duty calculation	39
2.26	Duty ratio compared with carrier wave	39
2.27	PWM generation	40
3.1	Switched capacitor ultra sparse matrix converter (SC-USMC)	41
3.2	Switched capacitor(SC) network	42
3.3	SC during ON state	42

3.4	SC during OFF state	43
3.5	Timing waveform of V_{dc}	44
3.6	Gain variation	45
3.7	Current space vector (CSV) diagram	47
3.8	Rectifier switching states placement	47
3.9	Voltage space vector (VSV) diagram	48
3.10	SC cascaded inverter switching states placement	48
3.11	Integrated modulation technique	49
3.12	IMT 1 with duty ratio's	50
3.13	IMT 1 switching states positioning	50
3.14	IMT 2 with duty ratio's	51
3.15	IMT 2 switching states positioning	52
3.16	IMT 3 switching states positioning	52
3.17	Simulation results of input voltage and currents	53
3.18	Simulation results of voltage at V_{pn} and V_{dc}	53
3.19	Simulation result of voltage at V_{dc} and inductor current	54
3.20	Simulation results of capacitor voltages and switch voltage	54
3.21	Simulation results of output voltages	54
3.22	Test setup	55
3.23	Experiment results of input voltage and currents	56
3.24	Input current THD	56
3.25	Experiment results of voltage at V_{pn} and V_{dc}	57
3.26	Experimental results of voltage at V_{dc} and I_L	57
3.27	Experimental results of switch voltage and capacitor voltages	57
3.28	Experimental results of output voltages	57
3.29	Experiment result of voltage at V_{pn} (50V/div) and V_{dc} (100V/div) using IMT	58
3.30	Experiment results of I_L (5A/div) and voltage at V_{dc} (100V/div) using IMT	58
3.31	Voltage across switch S (50V/div) and capacitor voltage V_c (100V/div) using IMT	58
3.32	Input currents (5A/div) during step change	59

3.33	Inductor current I_L (2A/div) and V_{pn} (50V/div) during step change . . .	59
3.34	Voltage across capacitor (50V/div) during step change	59
3.35	Output voltages (50V/div) during step change	60
3.36	Unbalanced input supply voltages (20V/div)	61
3.37	Output voltages (50V/div) during unbalanced input supply	61
3.38	Loci of input voltage	61
3.39	Loci of output voltage	61
3.40	Switching states of SC-USMC	62
3.41	V_{NG} voltage variation	64
3.42	Boosting vs duty ratio	65
3.43	Maximum gain vs duty ratio	65
3.44	$\frac{V_c}{V_{pn}}$ vs duty ratio	66
3.45	Efficiency Vs maximum gain (G_{max})	67
4.1	Switched boost Indirect matrix converter (SB-IMC)	70
4.2	Switched Boost (SB) network	70
4.3	SB during shoot through mode	70
4.4	SB during non-shoot through mode	71
4.5	Current space vector (CSV)	72
4.6	Voltage space vector (CSV)	72
4.7	Switching states placement using two rectifier active vectors	73
4.8	Switching states of SB-USMC	73
4.9	SVR with two rectifier active vectors and one null vector	75
4.10	Switching states placement using two rectifier active vectors and one null vector	75
4.11	SVR using three rectifier active vectors	76
4.12	Switching states placement using three rectifier active vectors	76
4.13	Visualization of switching in between line voltages	77
4.14	Experimental test rig	80
4.15	Input voltage (50V/div) and currents (5A/div)	81
4.16	THD of input currents	81
4.17	V_{pn} voltage (50V/div)	82
4.18	I_L current (2A/div) and V_C voltage (50V/div)	82

4.19	V_{dc} voltage (50V/div)	82
4.20	V_S switch voltage (50V/div)	83
4.21	Output voltages (50V/div)	83
4.22	$\frac{V_c}{V_{pn}}$ Vs d_{sh}	83
5.1	Configuration 1	88
5.2	Configuration 2	89
5.3	Non shoot through mode	89
5.4	Upper shoot through mode	90
5.5	Lower shoot through mode	90
5.6	Current space vector diagram	91
5.7	Three level inverter space vector diagram	92
5.8	Switching pattern for one cycle of operation	94
5.9	Input currents	95
5.10	Currents in inductor	95
5.11	Voltage across capacitor	96
5.12	Voltage across V_x, V_y	96
5.13	Output voltages	97
5.14	Experimental test rig circuit	97
5.15	Input voltage (50V/div) and currents (5A/div)	98
5.16	THD of input currents	98
5.17	Inductor currents (5A/div)	98
5.18	V_x, V_y voltages (50V/div)and capacitor voltages (50V/div)	99
5.19	Output voltages (50V/div)	99
5.20	FFT analysis of output phase A voltage	99
B.1	Input currents(50Hz)(top) and desired output voltages(100Hz)(bottom)	119
B.2	I_α, I_β (top) and V_α, V_β (bottom)	120
B.3	Theta θ_i (top) and θ_v (bottom)	120
B.4	Magnitudes $ I $ (top) and $ V $ (bottom)	121
B.5	Duty ratio's [d_μ (red), d_ν (blue)](top) and [d_α (red), d_β (blue), d_0 (green)](bottom)	121
B.6	Rectifier switching signals	122
B.7	Inverter switching signals	122