

# Contents

<b>Abstract</b>	<b>v</b>
<b>List of Tables</b>	<b>xi</b>
<b>List of Figures</b>	<b>xiii</b>
<b>Nomenclature</b>	<b>xix</b>
<b>1 Introduction</b>	<b>1</b>
1.1 Literature overview . . . . .	2
1.1.1 Converters with DC link energy storage . . . . .	3
1.1.2 Matrix converters . . . . .	7
1.1.3 Hybrid matrix converters . . . . .	12
1.2 Motivation . . . . .	17
1.3 Structure of the Thesis . . . . .	17
<b>2 Modulation techniques for matrix converters</b>	<b>19</b>
2.1 Venturini modulation . . . . .	19
2.2 Scalar modulation . . . . .	22
2.3 Carrier modulation . . . . .	24
2.4 Space vector modulation . . . . .	27
2.4.1 Voltage source inverter . . . . .	27
2.4.2 Current source rectifier . . . . .	30
2.5 Indirect matrix converter . . . . .	32
2.5.1 Zero current switching . . . . .	33
2.5.2 Zero voltage switching . . . . .	34
2.6 Real time implementation of SVM . . . . .	36

2.7	Conclusion . . . . .	40
<b>3</b>	<b>Switched Capacitor Ultra Sparse Matrix Converter</b>	<b>41</b>
3.1	Introduction . . . . .	41
3.2	Operating modes . . . . .	42
3.3	Steady State Analysis . . . . .	42
3.4	Switching strategy . . . . .	46
3.4.1	Independent modulation technique for SC-USMC . . . . .	46
3.4.2	Integrated modulation technique for SC-USMC . . . . .	49
3.5	Validation . . . . .	52
3.5.1	Simulation results . . . . .	53
3.5.2	Experimental results . . . . .	55
3.6	Common mode voltage analysis for SC-USMC . . . . .	62
3.7	Comparative analysis . . . . .	64
3.8	Conclusion . . . . .	67
<b>4</b>	<b>Switched Boost Ultra Sparse Matrix Converter</b>	<b>69</b>
4.1	Introduction . . . . .	69
4.2	Proposed topology . . . . .	70
4.3	Switching strategy . . . . .	71
4.3.1	Using Zero vector . . . . .	74
4.3.2	Using Three vector . . . . .	75
4.4	Steady state Analysis . . . . .	77
4.5	Validation . . . . .	79
4.6	Comparative analysis . . . . .	81
4.7	Conclusion . . . . .	84
<b>5</b>	<b>Three level Z source ultra sparse matrix converter</b>	<b>87</b>
5.1	Introduction . . . . .	87
5.2	Proposed topology . . . . .	88
5.3	Switching strategy . . . . .	91
5.4	Results . . . . .	94
5.4.1	Simulation results . . . . .	94

5.4.2	Experiment results . . . . .	97
5.5	Conclusion . . . . .	100
<b>6</b>	<b>Conclusion and future work</b>	<b>101</b>
6.1	Conclusion . . . . .	101
6.2	Future work . . . . .	102
	<b>Bibliography</b>	<b>105</b>
<b>A</b>	<b>List of Publications</b>	<b>115</b>
A.1	Journal papers . . . . .	115
A.2	Journal papers (not related to thesis) . . . . .	115
A.3	Conference papers . . . . .	116
<b>B</b>	<b>Waveforms at each stage implementation of SVM</b>	<b>119</b>
<b>C</b>	<b>FPGA codes</b>	<b>123</b>
C.1	Main code . . . . .	123
C.2	sub code . . . . .	125