List of Figures

Figure 1.1: *Schematic diagram and charge transportation in TFT channel under the applied electric field with bottom gate top contact geometry*……………………………………………2

Figure 1.2: *Schematic diagram of the configuration of TFT **a)** staggered bottom gate **b)** staggered top gate **c)** coplanar bottom gate and **d)** coplanar top gate*……………………….3

Figure 1.3: *Typical **a)**, **c)**, **e)** output and **b)**, **d)**, **f)** transfer characteristics of an n-type, p-type, and ambipolar oxide TFT, respectively* ………………………………………………...5

Figure 1.4: *Different polarization mechanism of dielectric; **a)** electronics polarization, **b)** ionic polarization, **c)** orientation polarization, **d)** chain relaxation, **e)** free counter ion polarization in an electrolyte, **f)** interfacial polarization, **g)** electrode or EDL polarization, **h)** the influence of the different polarization mechanism to the dielectric constant with several frequency regions*……………………………………………………………………….10

Figure 1.5: *Schematic diagram of the basic mechanism of parallel plate metal-insulator-metal capacitor **a)** without dielectric layer, **b)** with a dielectric layer, **c)** dipole polarization mechanism under the absence and presence of an applied electric field*……………………………………………………………………………………..11

Figure 1.6: *Benchmarks to select the high-k dielectric for a thin film transistor*…………...13

Figure 1.7: *Schematic of dielectric constant vs. measured bandgap of the several metal oxide dielectric [46]*……………………………………………………………………………..14

Figure 1.8: *d block metal elements with (n-l)$d^{10}ns^{0}$ ($n \geq 4$) configuration [68]*……………...19

Figure 1.9: ***a)** First Brillouin zone and **b)** band structure of graphene with the linear dispersion around the K points [76, 77]* …………………………………………………….…21

Figure 1.10: ***a)** TEM images of graphene films with different thicknesses, **b)** typical Raman spectra obtained from different thickness regions of graphene film (with an increasing number of layers from bottom to top) [71]*………………………………………………..23

Figure 1.11: *Solution-processed ion-conducting metal oxide thin film transistor **a)** crystal structure of SBA dielectric Na^{+} ion is denoted by a blue dot, and red and yellow color represents oxygen and aluminum atoms respectively, **b)** transfer and **c)** output characteristics of ZTO transistor with sol-gel coated SBA dielectric based TFT*……………………………25

Figure 2.1: ***a)** Flow chart of the cleaning process and **b)** flow chart of the device fabrication*…………………………………………………………………………….....36

Figure 2.2: *Arrangement of the MIM device structure for C-f and I-V measurements*……..43

Figure 2.3: *Layout of the BG-TC device structure for TFT characterization*………………44

Figure 3.1: *Schematic diagram of **a)** charge polarization of the Li_2ZnO_2 ionic dielectric thin film due to Li+ ion shift under the external bias and **b)** influence of that dielectric on the flow of electron in an active channel at low voltage*…………………………………...………47

Figure 3.2: *TGA and DTA of the precursor powder of Li_2ZnO_2*……………………………49

Figure 3.3: a) *XRD analysis of Li_2ZnO_2 powder annealed at 500 °C, **b)** GIXRD analysis of Li_2ZnO_2 thin film annealed at 500 °C* ……………………………………………………….50

Figure 3.4: a) *XRD analysis of SnO_2 powder annealed at 500 °C, **b)** GIXRD analysis of SnO_2 thin film annealed at 500 °C* ……………………………………………………………...50

Figure 3.5: a) *Optical transmittance spectra of the solution-processed Li_2ZnO_2 dielectric thin film annealed at 500 °C for Li_2ZnO_2/quartz (inset), **b)**Tauc's plot corresponding to Li_2ZnO_2 thin-film* ……………………………………………………………………51

Figure 3.6: *XPS spectra of a different metal element present in Li_2ZnO_2 dielectric thin film **a)** Li 1s **b)** O 1s and **c)** Zn 2p from the sample of p^+-Si/Li_2ZnO_2 annealed at 500 °C* ………53

Figure 3.7: *2-D Surface morphology (scan area 5 x 5 µm) of Li_2ZnO_2/p^+-Si annealed at the temperature of **a)** 500 °C (2D topography) and **b)** 500 °C (3D topography) and Li_2O/p^+-Si annealed at the temperature of **c)** 500 °C (2D topography) and **d)** 500 °C (3D topography)(scan surface area 5 x 5 µm)* ……………………………………………….54

Figure 3.8: a) *Leakage current density vs. applied voltage of Li_2ZnO_2 and **c)** Li_2O thin film; **b)** capacitance vs. frequency curves of solution-processed ionic dielectric Li_2ZnO_2 and **d)** Li_2O thin-film* ………………………………………………………………………..56

Figure 3.9: a) *Output, **b)** transfer characteristics of the SnO_2 TFT with Li_2ZnO_2 dielectric; **c)** Output and **d)** transfer characteristics of the SnO_2 TFT with Li_2O dielectric annealed at 500 °C with device architecture p^+-Si/Li_2ZnO_2/ SnO_2/Al and p^+-Si/Li_2O/ SnO_2/Al*……………..59

Figure 3.10: *Operational Stability of the ionic dielectric and evolution of the transfer curves of an ionic dielectric **a)** Li_2ZnO_2/SnO_2 TFT and **b)** Li_2O/SnO_2 TFT at a fixed V_D of 2V during the stress test.* ……………………………………………………………………..61

Figure 4.1: *Schematic view of the device structure*..………………………………………66

Figure 4.2: *Thermal gravimetric analysis (TGA) and differential thermo-gravimetric analysis (DTA) curves of precursor powder **a)** $LiInO_2$ and **b)** $LiGaO_2$*……………………...67

Figure 4.3: *GIXRD analysis of **a)** $LiInO_2$ and **b)** $LiGaO_2$ thin film at 550 °C annealing temperature and GIXRD analysis of **c)** $LiInO_2$ and **d)** SnO_2 thin film at 500 °C annealing temperatures* ……………………………………………………………………...68

Figure 4.4: *Surface morphologies (scan surface area 3 x 3 µm) of the solution-processed $LiInO_2$ dielectric thin films for $LiInO_2$/p^+-Si surface **a)** 2-D topography **b)** 3-D topography,*

for $LiGaO_2/p^+$-Si surface ***c)*** *2-D topography* ***d)*** *3-D topography, and for Li_2ZnO_2/p^+-Si surface,* ***e)*** *2-D topography* ***f)*** *3-D topography*……………………………………………69

Figure 4.5: *Optical transmittance spectra of the solution-processed dielectric thin film annealed at 550 ^oC* ***a)*** *$LiInO_2$/quartz (inset) and* ***c)*** *$LiGaO_2$/quartz (inset), The Tauc's plot corresponding to dielectric thin film* ***b)*** *$LilnO_2$ and* ***d)*** *$LiGaO_2$* ……………………………..71

Figure 4.6: a) *Leakage current density vs. applied voltage of $LiInO_2$ thin film annealed at 550 ^oC with p^+-Si/$LiInO_2$/Al device structure and capacitance vs. frequency curves of solution-processed ionic dielectric* ***b)*** *$LiInO_2$* ***c)*** *$LiGaO_2$ and* ***d)*** *Li_2ZnO_2* …………………..72

Figure 4.7: a) *Schematic view of the device structure,* ***b)*** *interdigitated mask with width (W) to channel length (L) ratio of 118 (23 mm/0.2 mm),* ***c)*** *photograph of actual devices with three TFT fabricated on 15 mm x 15 mm substrate,* ***d)*** *cross-sectional SEM image of TFT with $LiInO_2$ gate dielectric* ……………………………………………………………..74

Figure 4.8: a) *Output and* ***d)*** *transfer characteristics of the SnO_2 TFT with $LiInO_2$ dielectric annealed at 550 ^oC,* ***b)*** *Output and* ***e)*** *transfer characteristics of the SnO_2 TFT with $LiGaO_2$ dielectric annealed at 550^0C and* ***c)*** *Output and* ***f)*** *transfer characteristics of the SnO_2 TFT with Li_2ZnO_2 dielectric annealed at 500 ^oC with device architecture Al/SnO_2/$LiInO_2$/p^+-Si, Al/SnO_2/$LiGaO_2$/p^+-Si and Al/SnO_2/ Li_2ZnO_2/p^+-Si respectively, under n-channel operation and transfer characteristics with gate leakage current (I_D/I_G vs. V_G) under n-channel operation* ***g)*** *$LiInO_2$,* ***h)*** *$LiGaO_2$ and* ***i)*** *Li_2ZnO_2 respectively*………………………………...77

Figure 4.9: a) *Output and* ***c)*** *transfer characteristics of the SnO_2 TFT with $LiInO_2$ dielectric annealed at 550 ^oC,* ***b)*** *Output and* ***d)*** *transfer characteristics of the SnO_2 TFT with $LiGaO_2$ dielectric annealed at 550 ^oC with device architecture Al/SnO_2/$LiInO_2$/p^+-Si, and Al/SnO_2/$LiGaO_2$/p^+-Si under p-channel operation*……………………………………..78

Figure 4.10: *Schematic of deep acceptor level with tin oxide (SnO_2) for* ***a)*** *In,* ***b)*** *Ga and* ***c)*** *schematic presentation of dielectric/semiconductor interfacial doping*……………………..81

Figure 4.11: *Schematic demonstration of the electrical networks for the inverter based on two identical ambipolar transistors*…………………………………………………………83

Figure 4.12: *Inverter characteristics for* ***a)*** *first and* ***b)*** *third quadrants with supply voltages (V_{DD}) of ±1 V, respectively, and corresponding gain of the complementary inverter* ***c)*** *first and* ***d)*** *third quadrants under the supply voltages (V_{DD}) of ± 1V*…………………………....84

Figure 5.1: *Schematic illustration showing the fabricated GFET device*…………………..89

Figure 5.2: a) *Optical micrograph of graphene sheet transferred on p^+-Si/SiO_2 substrate,* ***b)*** *SEM micrograph of graphene sheet* ***c)*** *TEM image of a graphene sheet on lacey carbon-coated TEM grid where lighter region corresponds to the monolayer graphene while darker*

*region corresponds to the folded graphene layer, and **d)** Raman spectrum of graphene*……………………………………………………………………………………..93

Figure 5.3: *Output characteristics of graphene transistors with different channel lengths **(a-f),** respectively and transfer characteristics of graphene transistors of corresponding channel lengths **(g-l)**, respectively* ……………………………………………………………………96

Figure 5.4: a) *Output characteristics for a Graphene field-effect transistor (GFET) using SiO_2 as a gate dielectric **b)** Capacitance vs. frequency (C-f) curve of Li_5AlO_4 dielectric thin film with a device structure of $Al/Li_5AlO_4/p^+$-Si*……………………………………………..97

Figure 5.5: a) *Variation of mobility with channel length **b)** Variation of a shift in Dirac point with channel length*…………………………………………………………………………..97

Figure 5.6: a) *Schematic illustration of the device structure of back-gated graphene transistors, **b)** Channel length-dependent Li^+ ion effect in graphene transistors, **c)** and **d)** Transfer characteristics of back-gated graphene transistors at V_D = -2V with different channel lengths*…………………………………………………………………………………98

Figure 5.7: a) *Variation of total resistance with the different channel length, and **b)** Variation of contact resistance of device with different channel length*……………………100

Figure 5.8: a) *Transconductance of the devices with channel length varies from 0.2 mm to 1.65 mm and **b)** channel length varying from 2.85 mm to 5.7 mm as a function of back-gate voltage under a bias of -2V*……………………………………………………………………102

Figure 6.1: a) *Illustrating fabricated parallel electrode GFET Devices and **b)** schematic of the device with p^+-Si/Li_5AlO_4/Graphene/Ag/MoOx*………………………………………...106

Figure 6.2: *Gas sensing experimental measurement setup*………………………………..110

Figure 6.3: a) *Raman characteristics of the graphene sheet **b)** SEM micrograph of graphene sheet **c)** TEM image of a graphene sheet on lacey carbon-coated TEM grid where lighter region corresponds to the monolayer graphene while darker region corresponds to the folded graphene layer **d)** GIXRD (inset: UV-Vis absorbance spectrum) **e)** 2D and **f)** 3D surface morphology of p^+-/Si/Li_5AlO_4 dielectric thin film annealed at 500* °C……………………..111

Figure 6.4: a) *C-f and, **b)** J-V characteristics of dielectric with the structure of p^+-Si/Li_5AlO_4 /Al **c)** Output characteristics (I_D vs. V_D) and **d)** Transfer characteristics (I_D vs. V_G) of GFET*……………………………………………………………………………………..112

Figure 6.5: *Transfer characteristics in the presence of ammonia from **a)** 0 to 1 ppm and **b)** 1 to 3 ppm **c)** Variation of Dirac Voltage and **d)** change in resistivity with a concentration of gas **e)** gas response **f)** current vs. time response of ammonia gas sensor*………………….114