

References

- [1] L. G. Franquelo, J. Rodriguez, J. I. Leon, S. Kouro, R. Portillo and M. A. M. Prats, “The age of multilevel converters arrives,” *IEEE Transactions on Industrial Electronics*, vol. 2, no. 2, pp. 28–39, Jun. 2008.
- [2] J. Rodriguez, L. G. Franquelo, S. Kouro, J. I. Leon, R. C. Portillo, M. A. M. Prats and M. A. Perez, “Multilevel converters: An enabling technology for high-power applications,” *Proceedings of the IEEE*, vol. 97, no. 11, pp. 1786–1817, Nov. 2009.
- [3] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt and S. Kouro, “Multilevel voltage source converter topologies for industrial medium voltage drives,” *IEEE Transactions on Industrial Electronics*, vol. 54, no. 6, pp. 2930–2945, Dec. 2007.
- [4] C. M. Young, N. Y. Chu, L. R. Chen, Y. C. Hsiao and C. Z. Li, “A single-phase multilevel inverter with battery balancing,” *IEEE Transactions on Industrial Electronics*, vol. 60, no. 5, pp. 1972–1978, May 2013.
- [5] S. De, D. Banerjee, K. Siva Kumar, K. Gopakumar, R. Ramchand and C. Patel, “Multilevel inverters for low-power application,” *IET Power Electronics*, vol. 4, no. 4, pp. 384–392, Apr. 2011.
- [6] A. Edpuganti and A. K. Rathore, “A Survey of Low Switching Frequency Modulation Techniques for Medium-Voltage Multilevel Converters,” *IEEE Transactions on Industrial Application*, vol. 51, no. 5, Sept 2015, pp.4212-4228.
- [7] A. Edpuganti and A. K. Rathore, “Optimal Pulsewidth Modulation of Medium-Voltage Modular Multilevel Converter,” *IEEE Transactions on Industry Applications*, vol. 52, no. 4, Aug 2016, pp. 3435-3442.
- [8] A. Edpuganti and A. K. Rathore, “Fundamental Switching Frequency Optimal Pulse Width Modulation of Medium Voltage Cascaded Seven-Level Inverter,” *IEEE Transactions on Industry Applications*, vol. 51, no.4 ,July 2015, pp. 3485-3492.
- [9] J. Rodriguez, S. Bernet, P. K. Steimer, and I. E. Lizama, “A survey on neutral-point-clamped inverters,” *IEEE Transactions Industrial Electronics*, vol. 57, no. 7, pp. 2219–2230, Jul. 2010.

- [10] A. Nabae, I. Takahashi and H. Akagi, “A neutral-point-clamped PWM inverter,” *Proceedings Conference IEEE IAS Annual Meeting*, Cincinnati, OH, USA, Sep. 28–Oct. 3, 1980, vol. 3, pp. 761–766.
- [11] M. M. Renge and H. M. Suryawanshi, “Five-level diode clamped inverter to eliminate common mode voltage and reduce dv/dt in medium voltage rating induction motor drives,” *IEEE Transactions on Power Electronics*, vol. 23, no. 4, pp. 1598–1607, Jul. 2008.
- [12] A. Yazdani and R. Iravani, “A neutral-point clamped converter system for direct-drive variable-speed wind power unit,” *IEEE Transactions on Energy Conversation*, vol. 21, no. 2, pp. 596–607, Jun. 2006.
- [13] A. Bendre, S. Krstic, J. Vander Meer and G. Venkataraman, “Comparative evaluation of modulation algorithms for neutral-point-clamped converters,” *IEEE Transactions on Industry Applications*, vol. 41, no. 2, pp. 634–643, Mar.-Apr. 2005.
- [14] E. Ozdemir, S. Ozdemir and L. M. Tolbert, “Fundamental-frequency- modulated six-level diode-clamped multilevel inverter for three-phase stand-alone photovoltaic system,” *IEEE Transactions on Industrial Electronics*, vol. 56, no. 11, pp. 4407–4415, Nov. 2009.
- [15] Y. Xiaoming and I. Barbi, “Fundamentals of a new diode clamping multi-level inverter,” *IEEE Transactions on Power Electronics*, vol. 15, no. 4, pp. 711–718, Jul. 2000.
- [16] Y. Cheng and M. L. Crow, “A diode-clamped multi-level inverter for the Statcom/BESS,” *Proceedings IEEE Power Energy Society Winter Meeting*, New York, USA, 2002, vol.1, pp. 470–475.
- [17] K. Xiaomin, K. A. Corzine and Y. L. Familiant, “A unique fault-tolerant design for flying capacitor multilevel inverter,” *IEEE Transactions on Power Electronics*, vol. 19, no. 4, pp. 979–987, Jul. 2004.
- [18] C. Feng, J. Liang and V. G. Agelidis, “Modified phase-shifted PWM control for flying capacitor multilevel converters,” *IEEE Transactions on Power Electronics*, vol. 22, no. 1, pp. 178–185, Jan. 2007.
- [19] J. Huang and K. A. Corzine, “Extended operation of flying capacitor multilevel inverters,” *IEEE Transactions on Power Electronics*, vol. 21, no. 1, pp. 140–147, Jan. 2006.

- [20] W. Choi and F. Kang, "H-bridge based multilevel inverter using PWM switching function," *Proceedings 31st International Telecommunication Energy Conference*, Incheon, Korea, Oct. 18–22, 2009, pp.1–5.
- [21] S. H. Lee and F. S. Kang, "A new structure of H-bridge multilevel inverter," *Proceedings KIPE Conference*, Incheon, Korea, 2008, pp. 388–390.
- [22] E. Babaei, "A cascade multilevel converter topology with reduced number of switches," *IEEE Transactions on Power Electronics*, vol. 23, no. 6, pp. 2657–2664, Nov. 2008.
- [23] E. Villanueva, P. Correa, J. Rodriguez and M. Pacas, "Control of a single-phase cascaded H-bridge multilevel inverter for grid-connected photovoltaic systems," *IEEE Transactions on Industrial Electronics*, vol. 56, no.11, pp. 4399–4406, Nov. 2009.
- [24] S. Vazquez, J. I. Leon, J. M. Carrasco, L. G. Franquelo, E. Galvan, M. Reyes, J. A. Sanchez and E. Dominguez, "Analysis of the power balance in the cells of a multilevel cascaded H-bridge converter," *IEEE Transactions on Industrial Electronics*, vol. 57, no. 7, pp. 2287–2296, Jul. 2010.
- [25] Y. Li and B. Wu, "A novel DC voltage detection technique in the CHB inverter-based STATCOM," *IEEE Transactions on Power Delivery*, vol. 23, no. 3, pp. 1613–1619, Jul. 2008.
- [26] R. Rabinovici, D. Baimel, J. Tomasik, and A. Zuckerberger, "Series space vector modulation for multi-level cascaded H-bridge inverters," *IET Power Electronics*, vol. 3, no. 6, pp. 843–857, Nov. 2010.
- [27] M. S. A. Dahidah and V. G. Agelidis, "Selective harmonic elimination PWM control for cascaded multilevel voltage source converters: A generalized formula," *IEEE Transactions on Power Electronics*, vol. 23, no. 4, pp. 1620–1630, Jul. 2008.
- [28] M. S. A. Dahidah, G. Konstantinou and V. G. Agelidis, "Selective harmonic elimination pulse-width modulation seven-level cascaded H-bridge converter with optimised DC voltage levels," *IET Power Electronics*, vol. 5, pp. 852–862, 2012.
- [29] M. D. Manjrekar and T. A. Lipo, "A hybrid multilevel inverter topology for drive applications," *proceedings of Thirteenth Annual Applied Power Electronics Conference and Exposition*, Anaheim, CA, USA, 1998, vol.2, pp.523-529.

- [30] R. R. Karasani, V. B. Borghate, P. M. Meshram, H. M. Suryawanshi and S. Sabyasachi, "A Three-Phase Hybrid Cascaded Modular Multilevel Inverter for Renewable Energy Environment," *IEEE Transactions on Power Electronics*, vol. 32, no. 2, pp. 1070-1087, Feb. 2017.
- [31] S. R. Pulikanti, G. Konstantinou and V. G. Agelidis, "Hybrid seven-level cascaded active-neutral-point-clamped based multilevel converter under SHE-PWM," *IEEE Transactions on Industrial Electronics*, vol. 60, no. 11, pp. 4794–4804, Nov. 2013.
- [32] H. Sepahvand, J. Liao and M. Ferdowsi, "Investigation on capacitor voltage regulation in cascaded H-bridge multilevel converters with fundamental frequency switching," *IEEE Transactions on Industrial Electronics*, vol. 58, no. 11, pp. 5102–5111, Nov. 2011.
- [33] E. Ozdemir, S. Ozdemir and L. M. Tolbert, "Fundamental-Frequency-Modulated Six-Level Diode-Clamped Multilevel Inverter for Three-Phase Stand-Alone Photovoltaic System," *IEEE Transactions on Industrial Electronics*, vol. 56, no. 11, pp. 4407-4415, Nov. 2009.
- [34] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu and S. Jain, "Multilevel Inverter Topologies With Reduced Device Count: A Review," *IEEE Transactions on Power Electronics*, vol. 31, no. 1, pp. 135-151, Jan. 2016.
- [35] J. Ebrahimi, E. Babaei and G. B. Gharehpetian, "A new multilevel converter topology with reduced number of power electronic components," *IEEE Transactions on Industrial Electronics*, vol. 59, no. 2, pp. 655–667, Feb. 2012.
- [36] E. Najafi and A. H. M. Yatim, "Design and implementation of a new multilevel inverter topology," *IEEE Transactions on Industrial Electronics*, vol. 59, no. 11, pp. 4148–4154, Nov. 2012.
- [37] Y. Liu and F. L. Luo, "Multilevel inverter with the ability of self-voltage balancing," *IEE Proceedings. Electric Power Application*, Singapore, Jan. 1, 2006, vol.153, pp. 105–115.
- [38] E. Babaei and S. S. Gowgani, "Hybrid Multilevel Inverter Using Switched Capacitor Units," *IEEE Transactions on Industrial Electronics*, vol. 61, no. 9, pp. 4614-4621, Sept. 2014.

- [39] J. Liu, K. W. E. Cheng and Y. Ye, "A Cascaded Multilevel Inverter Based on Switched-Capacitor for High-Frequency AC Power Distribution System," *IEEE Transactions on Power Electronics*, vol. 29, no. 8, pp. 4219–4230, Aug. 2014.
- [40] Y. Ye, K. Cheng, J. Liu and K. Ding, "A step-up switched-capacitor multilevel inverter with self-voltage balancing," *IEEE Transactions on Industrial Electronics*, vol. 61, no. 12, pp. 6672–6680, Mar. 2014.
- [41] Y. Hinago and H. Koizumi, "A switched-capacitor inverter using series/parallel conversion with inductive load," *IEEE Transactions on Industrial Electronics*, vol. 59, no. 2, pp. 878–887, Feb 2012.
- [42] R. Barzegarkhoo, H. M. Kojabadi, E. Zamiry, N. Vosooghi and L. Chang, "Generalized structure for a single phase switched-capacitor multilevel inverter using a new multiple DC link producer with reduced number of switches," *IEEE Transactions on Power Electronics*, vol. 31, no. 8, pp. 5604–5617, Aug. 2016.
- [43] A. Khodaparast, J. Adabi Firouzjaee and M. Rezanejad, "A Step-up Switched-Capacitor Multilevel Inverter Based on 5-level T-type Modules," *IET Power Electronics*, vol. 12, no. 3, pp. 482-491, Mar. 2018.
- [44] J. Liu, J. Wu and J. Zeng, "Symmetric/asymmetric hybrid multilevel inverters integrating switched-capacitor techniques," *IEEE Journal of Emerging Selected Topics Power Electronics*, vol. 6, no. 3, pp. 1616–1626, Sep. 2018.
- [45] A. Taghvaei, J. Adabi and M. Rezanejad, "A self-balanced step-up multilevel inverter based on switched-capacitor structure," *IEEE Transactions on Power Electronics*, vol. 33, no. 1, pp. 199–209, Jan. 2018.
- [46] M. Khenar, A. Taghvaei, J. Adabi and M. Rezanejad, "Multi-level inverter with combined T-type and cross-connected modules," *IET Power Electronics*, vol. 11, no. 8, pp. 1407–1415, Jul. 2018.
- [47] J. Liu, J. Wu and J. Zeng, "A novel nine-level inverter employing one voltage source and reduced components as high-frequency AC power source," *IEEE Transactions on Power Electronics*, vol. 32, no. 4, pp. 2939–2947, Apr. 2017.
- [48] X. Sun, B. Wang, Y. Zhou, W. Wang, H. Du and Z. Lu, "A single DC source cascaded seven-level inverter integrating switched-capacitor techniques," *IEEE Transactions on Industrial Electronics*, vol. 63, no. 11, pp. 7184–7194, Nov. 2016

- [49] E. Zamiri, N. Vosoughi, S. H. Hosseini, R. Barzegarkhoo and M. Sabahi, "A new cascaded switched-capacitor multilevel inverter mased on improved series-parallel conversion with less number of components", *IEEE Transactions on Industrial Electronics*, vol. 63, no. 6, pp. 3582-3594, Jun. 2016.
- [50] R. Barzegarkhoo, M. Moradzadeh and F. Blaabjerg, "A new boost switched-capacitor multilevel converter with reduced circuit devices," *IEEE Transactions on Power Electronics*, vol. 33, no. 8, pp. 6738–6754, Aug. 2018.
- [51] A. Ioinovici, "Power Electronics and Energy Conversion Systems," 1st ed. Hoboken, NJ, USA, Wiley, 2015.
- [52] J.C. Rosas-Caro, J.C. Mayo-Maldonado and F. Mancilla-David, "Single inductor resonant switched capacitor voltage multiplier with safe commutation", *IET Power Electronics*, 2015, 8, (4), pp. 507–516.
- [53] R. Barzegarkhoo, M. Moradzadeh, E. Zamiri, H. Madadi Kojabadi and F. Blaabjerg, "A New Boost Switched-Capacitor Multilevel Converter With Reduced Circuit Devices," *IEEE Transactions on Power Electronics*, vol. 33, no. 8, pp. 6738-6754, Aug. 2018.
- [54] R. Shalchi Alishah, S. H. Hosseini, E. Babaei, M. Sabahi and G. B. Gharehpetian, "New High Step-Up Multilevel Converter Topology With Self-Voltage Balancing Ability and Its Optimization Analysis," *IEEE Transactions on Industrial Electronics*, vol. 64, no. 9, pp. 7060-7070, Sept. 2017.
- [55] R. Barzegarkhoo, E. Zamiri, N. Vosoughi, H. M. Kojabadi and L. Chang, "Cascaded multilevel inverter using series connection of novel capacitor-based units with minimum switch count," *IET Power Electronics*, vol. 9, no. 10, pp. 2060-2075, Sept., 2016.
- [56] S. P. Gautam, L. Kumar and S. Gupta, "Hybrid topology of symmetrical multilevel inverter using less number of devices," *IET Power Electron.*, vol. 8, no. 11, pp. 2125-2135, Nov., 2015.
- [57] Y. Ye, K. W. E. Cheng, J. Liu and K. Ding, "A Step-Up Switched-Capacitor Multilevel Inverter With Self-Voltage Balancing," *IEEE Transactions on Industrial Electronics*, vol. 61, no. 12, pp. 6672-6680, Dec. 2014.

- [58] K. Zou, M. J. Scott and J. Wang, "Switched-Capacitor-Cell-Based Voltage Multipliers and DC–AC Inverters," *IEEE Transactions on Industry Applications*, vol. 48, no. 5, pp. 1598-1609, Oct. 2012.
- [59] K. K. Gupta and S. Jain, "A novel multilevel inverter based on switched DC sources," *IEEE Transactions on Industrial Electronics*, vol. 61, no. 7, pp. 3269–3278, Jul. 2014.
- [60] Y. Hinago and H. Koizumi, "A Switched-Capacitor Inverter Using Series/Parallel Conversion With Inductive Load," *IEEE Transactions on Industrial Electronics*, vol. 59, no. 2, pp. 878-887, Feb. 2012.
- [61] N. Sandeep and U. R. Yaragatti, "A Switched-Capacitor-Based Multilevel Inverter Topology With Reduced Components," *IEEE Transactions on Power Electronics*, vol. 33, no. 7, pp. 5538-5542, July 2018.
- [62] A. Routray, K. Shiluveru, R. K. Singh and R. Mahanty, "Reduced Voltage Stress Thirteen-Level Extendable Switched Capacitor Multilevel Inverter," *IEEE Energy Conversion Congress and Exposition*, Baltimore, MD, USA, 2019, pp. 6224-6230.
- [63] A. Routray, A. Singh, R. K. Singh and R. Mahanty, "Reduced voltage stress extendable seventeen-level multilevel inverter using single voltage source," *10th Power Electronics and Machine Drives (PEMD)*, University of Nottingham, UK, 2019. (Accepted).
- [64] V. G. Agelidis, D. M. Baker, W. B. Lawrence and C. V. Nayar, "A multilevel PWM inverter topology for photovoltaic applications," *Proceedings IEEE International Symposium Industrial Electronics*, Jul. 7–11, 1997, vol. 2, pp. 589–594.
- [65] T. A. Lipo and D. G. Holmes, *Pulse-Width Modulation for Power Converters Principles and Practice*, Piscataway, NJ, USA: IEEE Press, 2003.
- [66] Q. M. Attique, Y. Li and K. Wang, "A survey on space-vector pulse width modulation for multilevel inverters," *CPSS Transactions on Power Electronics and Applications*, vol. 2, no. 3, pp. 226-236, Sept. 2017.
- [67] F. G. Turnbull, "Selected harmonic reduction in static DC-AC inverters," *IEEE Transactions Communication Electronics*, vol. CE-83, no. 73, pp. 374–378, Jul. 1964.
- [68] H. S. Patel and R. G. Hoft, "Generalized techniques of harmonic elimination and voltage control in thyristor inverters: Part I—harmonic elimination," *IEEE*

Transactions on Industry Applications, vol. IA-9, no. 3, pp. 310–317, May/Jun. 1973.

- [69] H. S. Patel and R. G. Hoft, “Generalized techniques of harmonic elimination and voltage control in thyristor inverters: Part II-voltage control techniques,” *IEEE Transactions on Industry Applications*, vol. 10, no. 5, pp. 666–673, Sep./Oct. 1974.
- [70] F. Wanmin, R. Xinbo and W. Bin, “A generalized formulation of quarter wave symmetry SHE-PWM problems for multilevel inverters,” *IEEE Transactions on Power Electronics*, vol. 24, no. 7, pp. 1758–1766, Jul. 2009.
- [71] L. M. Tolbert, J. N. Chiasson, Z. Du and K. J. McKenzie, “Elimination of harmonics in a multilevel converter with non-equal DC sources,” *IEEE Transactions on Industry Applications*, vol. 41, no. 1, pp. 75–82, Jan./Feb. 2005.
- [72] J. Napoles, J. I. Leon, R. Portillo, L. G. Franquelo and M. A. Aguirre, “Selective harmonic mitigation technique for high-power converters,” *IEEE Transactions on Industrial Electronics*, vol. 57, no. 7, pp. 2315–2323, Jul. 2010.
- [73] L. Ran, L. Holdsworth and G. A. Putrus, “Dynamic selective harmonic elimination of a three-level inverter used for static VAR compensation,” *IEE Proceedings Generation Transmission Distributions*, vol. 149, no. 1, pp. 83–89, Jan. 2002.
- [74] F. Zhang and Y. Yan, “Selective harmonic elimination PWM control scheme on a three-phase four leg voltage source inverter,” *IEEE Transactions on Power Electronics*, vol. 24, no. 7, pp. 1682–1689, Jul. 2009.
- [75] L. Li, D. Czarkowski, L. Yaguang and P. Pillay, “Multilevel selective harmonic elimination PWM technique in series-connected voltage inverters,” *IEEE Transactions on Industry Applications*, vol. 36, no. 1, pp. 160–170, Jan./Feb. 2000.
- [76] M. Ye, P. Song and C. Zhang, “Study of harmonic elimination technology for multi-level inverters,” *Proceedings International Conference Industry Electronics Applications*, Singapore, Jun. 3–5, 2008, pp. 242–245.
- [77] P. Enjeti and J. F. Lindsay, “Solving non-linear equations of harmonic elimination PWM in power control,” *IEE Electronics Letter*, vol. 23, no. 12, pp. 656–657, Jun. 1987.
- [78] J. N. Chiasson, L. M. Tolbert, K. J. McKenzie and Z. Du, “Control of a multilevel converter using resultant theory,” *IEEE Transactions Control System Technology*, vol. 11, no. 3, pp. 345–354, May 2003.

- [79] J. N. Chiasson, L. M. Tolbert, K. J. McKenzie and Z. Du, "A unified approach to solving the harmonic elimination equations in multilevel converters," *IEEE Transactions on Power Electronics*, vol. 19, no. 2, pp. 478–490, Mar. 2004.
- [80] J. N. Chiasson, L. M. Tolbert, K. J. McKenzie and Z. Du, "Elimination of harmonics in a multilevel converter using the theory of symmetric polynomials and resultants," *IEEE Transactions Control System Technology*, vol. 13, no. 2, pp. 216–223, Mar. 2005.
- [81] C. Buccella, C. Cecati, M. G. Cimoroni and K. Razi, "Analytical method for pattern generation in five-level cascaded H-bridge inverter using selective harmonic elimination," *IEEE Transactions on Industrial Electronics*, vol. 61, no. 11, pp. 5811–5819, Nov. 2014.
- [82] M. S. A. Dahidah, G. Konstantinou and V. G. Agelidis, "A Review of Multilevel Selective Harmonic Elimination PWM: Formulations, Solving Algorithms, Implementation and Applications," *IEEE Transactions on Power Electronics*, vol. 30, no. 8, pp. 4091–4106, Aug. 2015.
- [83] Kavousi, B. Vahidi, R. Salehi, M. K. Bakhshizadeh, N. Farokhnia and S. Hamid Fathi, "Application of the bee algorithm for selective harmonic elimination strategy in multilevel inverters," *IEEE Transactions on Power Electronics*, vol. 27, no. 4, pp. 1689–1696, Apr. 2012.
- [84] Mitchell and Melanie, "An Introduction to Genetic Algorithm (1996)", Cambridge MA: MIT Press, ISBN: 9780585030944.
- [85] B. Ozpineci, L. M. Tolbert and J. N. Chiasson, "Harmonic optimization of multilevel converters using genetic algorithms," *IEEE Power Electronics Letter*, vol. 3, no. 3, pp. 92–95, Sep. 2005.
- [86] A. Routray, R. K. Singh and R. Mahanty, "Capacitor Voltage Balancing in Hybrid Cascaded Multilevel Inverter Using Genetic Algorithm at Higher Modulation Indices," *IEEE Energy Conversion Congress and Exposition*, Portland, OR, USA, 2018, pp. 3688-3693.
- [87] A. Routray, R. K. Singh and R. Mahanty, "GA optimized SHE PWM hybrid cascaded H-bridge multilevel inverter with capacitor voltage balancing," *2017 IEEE Energy Conversion Congress and Exposition*, Cincinnati, OH, 2017, pp. 714-721.

- [88] A. Routry, V. Patel, R. Mahanty and R. K. Singh, “A novel GA optimized SHE PWM hybrid cascaded H-bridge multilevel inverter with Capacitor Voltage Averaging for motor drive applications,” *IEEE International Conference on Power Electronics, Drives and Energy Systems*, Trivandrum, 2016, pp. 1-5.
- [89] V. K. Gupta and R. Mahanty, “Optimized switching scheme of cascaded H-bridge multilevel inverter using PSO,” *Int J. Electr. Power Energy Syst.*, vol. 64, pp. 699-707, Jan. 2015.
- [90] A. Routry, R. K. Singh and R. Mahanty, “Modified Particle Swarm Optimization Based Harmonic Minimization in Hybrid Cascaded Multilevel Inverter,” *IEEE Energy Conversion Congress and Exposition (ECCE), Portland, OR*, 2018, pp. 5573-5578.
- [91] W. R. Sultana, S.K. Sahoo, S. P. Karthikeyan, I.J Raglend, P.H. Reddy and G.T. Reddy, “Elimination of harmonics in seven-level cascaded multilevel inverter using particle swarm optimization technique,” *Artificial Intelligent Evolution Algorithms Energy System*, vol. 324, pp. 265–274, 2015.
- [92] J. Kennedy and R. Eberhart, “Particle swarm optimization,” *Proceedings of IEEE International Conference on Neural Network*, Washington, USA, 1995, pp. 1942–1948.
- [93] H. Taghizadeh and M. T. Hagh, “Harmonic elimination of cascade multilevel inverters with non-equal DC sources using particle swarm optimization,” *IEEE Transactions on Industrial Electronics*, vol. 57, no. 11, pp. 3678–3684, Nov. 2010.
- [94] M. Dorigo, M. Birattari and T. Stutzle, "Ant colony optimization," *IEEE Computational Intelligence Magazine*, vol. 1, no. 4, pp. 28-39, Nov. 2006.
- [95] S. Mirjalili and A. Lewis, “The whale optimization algorithm,” *Advances in Engineering Software*,’ 2016, vol. 95, pp. 51–67.
- [96] Sun Yongjun, Wang Xilu, Chen Yahuan and Liu Zujun, “A modified whale optimization algorithm for large-scale global optimization problems,” *Elsevier expert system with applications*, 2018, vol.114, pp. 563-577.
- [97] S. Mirjalili, S. M. Mirjalili, and A. Lewis, “Grey wolf optimizer,” *Advances in Engineering Software*, vol. 69, pp. 46–61, 2014.

- [98] P. Q. Dzung, N. T. Tien, N. D. Tuyen and H. H. Lee, "Selective harmonic elimination for cascaded multilevel inverters using grey wolf optimizer algorithm," *proceedings IEEE 2015 9th International Conference on Power Electronics*, Vietnam, Jun. 2015, pp. 2776-2781.
- [99] A. Routry, R. K. Singh and R. Mahanty, "Harmonic Minimization in Three-Phase Hybrid Cascaded Multilevel Inverter Using Modified Particle Swarm Optimization," *IEEE Transactions on Industrial Informatics*, vol. 15, no. 8, pp. 4407-4417, Aug. 2019.
- [100] C. Audet and Jr. Dennis "Mesh adaptive direct search algorithms for constrained optimization," *Journal of Optimal Society for Industry and Applied Mathematics*, vol. 17, no. 1, pp. 188–21, 2006.
- [101] D. Fodorean, L. Idoumghar, M. Brévilliers, P. Minciunescu and C. Irimia, "Hybrid differential evolution algorithm employed for the optimum design of a high-speed PMSM used for EV propulsion," *IEEE Transactions on Industrial Electronics*, vol. 64, no. 12, pp. 9824-9833, Dec. 2017.
- [102] S. Das and P. N. Suganthan, "Differential Evolution: A Survey of the State-of-the-Art," *IEEE Transactions on Evolutionary Computation.*, vol. 15, no. 1, pp. 4-31, Feb. 2011.
- [103] R. Storn and K. Price, "Differential evolution-A simple and efficient heuristic for global optimization over continuous spaces," *Journal of Global Optima*, vol. 11, pp. 341–359, Apr. 2016.
- [104] "Fundamentals of Probability and Stochastic Processes with Applications to Communications," Park, Kun II 2018, Springer, ISBN 9783-319-680-743.
- [105] J.H Xue and D. M Titterington, "The folded cumulative distribution function and the mean absolute deviation from the quantile," *Statistics Probability Letters.*, vol. 81, no.8, pp.1179. 10.1016, 2011.
- [106] R. Adda, O. Ray, S. K. Mishra and A. Joshi, "Synchronous reference frame-based control of switched boost inverter for standalone DC nano-grid applications," *IEEE Transactions on Power Electronics*, vol. 28, no. 3, pp. 1219-1233, March 2013.

- [107] U.A.Miranda, M.Aredes and L. G.B. Rolim, “A DQ synchronous referenceframe current control forsingle-phaseconverters,” *proceedings 36th IEEE Power Electronics Specialists Conference (PESC)*, Recife, Brazil, Jun, 2005, pp. 1377–1381.
- [108] J. I. Guzman, “Digital implementation of selective harmonic elimination techniques in modular current source rectifiers,” *IEEE Transactions on Infermatics*, vol. 9, no. 2, pp. 1167–1177, May 2013.
- [109] *Texas Instruments (2012, May), TMS320F28335 Digital Signal Controller (DSC): Data Manual*. Available: <http://www.ti.com/lit/ds/symlink/tms320f28335.pdf>.
- [110] “IEEE Recommended Practice and Requirements for Harmonic Control in Electric Power Systems – Redline,” *IEEE Std 519-2014 (Revision of IEEE Std 519-1992) - Redline*, vol., no., pp.1-213, 11 June 2014.
- [111] A. Routray, R. K. Singh and R. Mahanty, “Selective Harmonic Elimination in Hybrid Cascaded Multilevel Inverter Using Modified Whale Optimisation,” *International Transactions on Electrical Energy Systems*, DOI:10.1002/2050-7038.12298.
- [112] K. Ayana, U. Kilic and B. Barakli, “Chaotic artificial bee colony algorithm-based solution of security and transient stability constrained optimal power flow,” *International Transactions on Electrical Energy Systems*, 2015, 54, pp. 136–147.
- [113] J. J. Liange and P. N. Suganthan, “Dynamic multi-swarm particle swarm optimizer,” *proceedings IEEE Conference Swarm Intelligence Symposium*, Singapore, 2005, pp. 124–129.
- [114] A. Routray, R. K. Singh and R. Mahanty, “Harmonic Reduction in Hybrid Cascaded Multilevel Inverter Using Modified Grey Wolf Optimization,” *IEEE Transactions on Industry Applications*, vol. 56, no. 2, pp. 1827-1838, Mar/Apr, 2020.