

List of Figures

Figure	Caption	Page No.
1.1	Multilevel inverter topologies	3
1.2	Neutral point clamped MLI	3
1.3	Flying capacitor MLI	5
1.4	Cascaded H-bridge MLI	6
1.5	Hybrid cascaded MLI	7
1.6	SC cell operation	9
1.7	Cascaded switched-capacitor MLI	9
1.8	Switched capacitor unit	10
1.9	Topology of the proposed switched-capacitor MLI	11
1.10	Proposed switched-capacitor based unit	12
1.11	PWM techniques for the control of MLIs	13
1.12	Multicarrier SPWM	14
1.13	Vector diagram of SVM-PWM	15
1.14	Staircase output voltage waveform in SHE-PWM	17
1.15	Flow chart of GA	18
1.16	Basic diagram of PSO	19
1.17	Flow chart of ACO	20
1.18	Movement of whale	21
1.19	Hierarchy diagram of GWO	22
2.1	Configuration of three-phase 11-level HC-MLI	28
2.2	Staircase waveform of 11-level HC-MLI	29
2.3	Flow chart of MPSO	36
2.4	Switching angles for different modulation indices	39
2.5	The 5 th , 7 th , 11 th and 13 th harmonics versus modulation index	39
2.6	Comparison of convergence rate between and the proposed MPSO	39
2.7	Capacitor voltage balancing conditions	43
2.8	Flow chart of control algorithm	44
2.9	Capacitor voltage balancing at higher modulation index for 11-level HC-MLI	48

2.10	Equivalent circuit of HC-MLI feeding an AC load	49
2.11	Closed loop controller of HC-MLI	52
2.12	Output voltages of each H-bridge cells with total output voltage at $m_a = 0.55$	56
2.13	Output voltages of each H-bridge cells with total output voltage at $m_a = 1.2$ without capacitor voltage balance	56
2.14	Output voltages of each H-bridge cells with total output voltage at $m_a = 1.2$ with capacitor voltage balance	57
2.15	Simulation results of three-phase capacitor voltages	58
2.16	Simulation results of HC-MLI for change in DC-link voltage	59
2.17	Output voltage (V_{AB}) at $m_a = 0.55$	60
2.18	Harmonic spectrum (V_{AB}) at $m_a = 0.55$	60
2.19	Output voltage (V_{AB}) at $m_a = 0.8$	61
2.20	Harmonic spectrum (V_{AB}) at $m_a = 0.8$	61
2.21	Simulation results at $m_a = 1.1$ for inductive load	62
2.22	Simulation results at $m_a = 1.1$ for resistive load	63
2.23	Effect of power factor on capacitor voltage balancing	63
2.24	Photograph of the experimental setup (11-level HC-MLI)	64
2.25	Experimental results of the HC-MLI (Phase voltages)	65
2.26	Experimental results of the HC-MLI (Line voltages)	66
2.27	Experimental results of the HC-MLI after connecting LC filter	67
2.28	Experimental result of HC-MLI of output line voltage versus load current for highly inductive load ($R=12 \Omega$ and $L= 37$ mH)	68
2.29	Real time implementation of controller during step-change in m_a from 0.5 to 0.6	68
2.30	Dynamic results of HC-MLI	69
3.1	Bubble-net search mechanism in WOA	73
3.2	Description of MWO algorithm.	78
3.3	Obtained switching angles at different m_a .	80
3.4	Fitness function value versus m_a .	80
3.5	Rate of convergence comparison of WO, PSO and GA algorithms	81
3.6	Comparison between harmonics of different algorithms (GA, PSO, WO and MWO)	83
3.7	Convergence plots of MWO, WO, PSO and GA	84
3.8	Simulation results of MWO optimized HC-MLI for capacitor voltages	86

3.9	Simulation results of HC-MLI (Line voltages and harmonic spectrum)	88
3.10	Steady state experimental results (Phase voltages)	89
3.11	Steady state experimental results of HC-MLI (Line voltages and harmonic spectrums)	90
3.12	Three-phase experimental results of HC-MLI.	91
4.1	2D vectors and their possible next locations in GWO	94
4.2	Attacking prey versus searching for prey	95
4.3	Description of MGWO algorithm.	100
4.4	Switching angles at different modulation index.	102
4.5	Fitness value for MGWO, GWO, PSO and GA versus modulation index.	102
4.6	The 5 th ,7 th ,11 th and 13 th order harmonics versus m_a	102
4.7	Comparison of CDF versus fitness value for MGWO, GWO, PSO and GA.	103
4.8	Convergence plot of MGWO, GWO, PSO and GA versus number of iterations	103
4.9	Comparison of %THD for MGWO, GWO, PSO and GA at different modulation index.	104
4.10	Simulation results of MGWO optimized HC-MLI (Capacitor voltages)	105
4.11	Simulation results of MGWO optimized HC-MLI (Line voltages and harmonic spectrums)	106
4.12	Experimental results of MGWO optimized HC-MLI (Phase voltages)	108
4.13	Experimental result of line voltage at m_a 0.6	108
4.14	Experimental results of MGWO optimized HC-MLI (Line-line voltage (V_{AB}) at $m_a = 1.1$)	109
4.15	Experimental result of line voltage after connecting LC filter	109
5.1	Modes of DASC module	115
5.2	Proposed 17-level DASC-MLI	115
5.3	Current flow for positive voltage levels of the proposed 17-level DASC-MLI	119
5.4	Extension of proposed DASC-MLI	122
5.5	Switching angles and output voltage levels of proposed 17-level DASC-MLI	123
5.6	Values of capacitance of all capacitors	126

5.7	Comparison of the proposed DASC-MLI with recent topologies.	133
5.8	Simulation results of the proposed DASC-MLI	134
5.9	Simulation results of capacitor voltages	134
5.10	Voltage stress of the proposed DASC-MLI	135
5.11	Dynamic performance of the proposed SC-MLI for step-down change in load resistance	136
5.12	Photograph of experimental prototype of DASC-MLI	136
5.13	Experimental results of the proposed DASC-MLI.	137
5.14	Experimentally results of capacitor currents of DASC-MLI.	138
5.15	Experimental results of voltage stress of DASC-MLI.	139
5.16	Experimental verification of dynamic performance of DASC-MLI for step-up change in load resistance.	140
5.17	Input voltage, current and output voltage, current for R load ($R= 40\Omega$) of DASC-MLI.	140
6.1	Circuit configuration of the proposed 17-level RVSC-MLI	144
6.2	Current flow for positive voltage levels of the proposed 17-level RVSC-MLI	151
6.3	Extended structure of the proposed 17-level RVSC-MLI	152
6.4	Switching angles and output voltage levels of the proposed 17-level RVSC-MLI	153
6.5	Comparison of the proposed 17-level RVSC-MLI with reported SC-MLIs	160
6.6	Simulation results of the proposed 17-level RVSC-MLI	161
6.7	Simulation results of capacitor voltages of RV-SCMLI	162
6.8	Simulation results of voltage stress of the proposed RVSC-MLI	164
6.9	Dynamic performance of the proposed RVSC-MLI for step-down change in load resistance	164
6.10	Photograph of experimental prototype (17-level RV-SCMLI)	165
6.11	Experimental results of the proposed RVSC-MLI	166
6.12	Experimental results of voltage stresses of the proposed RVSC-MLI	167
6.13	Dynamic performance of the proposed RVSC-MLI	168