## Chapter 5

## A 17-Level Diode Assisted Switched Capacitor Multilevel Inverter

### 5.1 Introduction

In this chapter, a new 17-level diode assisted switched-capacitor MLI (DASC-MLI) is proposed. The proposed DASC-MLI generates output voltage using single DC voltage source and lower number of active and passive components, and has reduced total standing voltage (TSV) and peak inverse voltage (PIV) as compared to conventional SCMLIs. The DASC-MLI possesses reverse current capability and can also be extended to obtain higher voltage levels through its extended structure. The capacitors are selfbalanced in the proposed DASC-MLI without any additional voltage balancing mechanism. Output voltages higher than input voltage can be achieved through DASCMLI, thus signifying its voltage boosting ability. The overall cost and volume of the proposed DASC-MLI, reduces considerably as compared to other reported SC-MLIs.

### 5.2 Proposed 17-level Diode Assisted Switched-Capacitor MLI

The basic module of diode assisted switched-capacitor MLI (DASC-MLI) is shown in Fig. 5.1. It uses series-parallel combinations of voltage source and capacitor to maintain the capacitor voltages at the desired levels. It can be observed from Fig. 5.1(a) that the capacitors are charged through parallelization by voltage source, when the switch $S_{\mathrm{w}}$ is turned ON. In this mode, both the diodes $D_{\mathrm{Da}}$ and $D_{\mathrm{Db}}$ are reverse biased. As can be seen in Fig. 5.1(b), the capacitor is discharged to obtain higher voltage levels by turning OFF the switch $S_{\mathrm{w}}$, thus forcing the current to flow through forward biased diodes $D_{\mathrm{Da}}$ and $D_{\mathrm{Db}}$. This module forms the basis of the proposed DASC-MLI and is connected to DASC-

MLI by four connection points $\alpha, \beta, \gamma$ and $\delta$ as highlighted in Fig. 5.1. The complete structure of proposed DASC-MLI and the connection with one of the modules is shown in Fig. 5.2. It consists of a single DC source, four capacitors $C_{1}-C_{4}$, five diodes $D_{1}-D_{5}$ and eleven switches $S_{1}-S_{11}$. The capacitor voltages of $C_{1}, C_{2}$ and $C_{3}$ are balanced at input voltage $V_{\mathrm{DC}}$ respectively, whereas the capacitor voltage of $C_{4}$ is balanced at $V_{\mathrm{DC}} / 2$. The mathematical derivation for voltage balancing of capacitor $C_{4}$ is explained below. Assuming that the output voltage and current waveforms possess half wave symmetry, the average current flowing through the capacitor $\left(C_{4}\right)$ with $R$ as the load resistance is given as

$$
\begin{align*}
& I_{c, \frac{7 V_{d c}}{2}}^{+}=\frac{4 V_{d c}-V_{C_{4}}}{R_{L}} \quad I_{c, \frac{5 V_{d c}}{2}}^{+}=\frac{3 V_{d c}-V_{C_{4}}}{R_{L}} \quad I_{c, \frac{3 V_{d c}}{2}}+\frac{2 V_{d c}-V_{C_{4}}}{R_{L}} \\
& I_{c, \frac{V_{d c}}{2}}^{+}=\frac{V_{d c}-V_{C_{4}}}{R_{L}} \quad I_{C, \frac{V_{d c}}{2}}^{-}=\frac{-V_{C_{4}}}{R_{L}} \quad I_{c, \frac{3 V_{d c}}{2}}-\frac{-V_{d c}-V_{C_{4}}}{R_{L}} \\
& I_{C, \frac{5 V_{d c}}{2}}^{-}=\frac{-2 V_{d c}-V_{C_{4}}}{R_{L}} \quad I_{C, \frac{7 V_{d c}}{2}}^{-}=\frac{-3 V_{d c}-V_{C_{4}}}{R_{L}} \tag{5.1}
\end{align*}
$$

where $I_{c}{ }^{+}$and $I_{c}{ }^{-}$are currents through $C_{4}$ in positive and negative half cycle of output voltage $V_{0}$. The expression for net charge ( $Q$ ) delivered/absorbed for a period $T$ can be expressed as

$$
\begin{align*}
& \mathrm{Q}=I_{c, \frac{V_{V 木 t}^{2}}{2}}+\left(\frac{\theta_{8}-\theta_{7}}{\pi}\right) \cdot T+I_{c, \frac{5 V_{d e}}{2}}+\cdot\left(\frac{\theta_{6}-\theta_{5}}{\pi}\right) \cdot T+I_{c, \frac{3 V_{d c}}{2}}+\left(\frac{\theta_{4}-\theta_{3}}{\pi}\right) \cdot T_{+} \\
& I_{c, \frac{V_{d c}}{2}}+\left(\frac{\theta_{2}-\theta_{1}}{\pi}\right) \cdot T_{+} I_{c, \frac{V_{d c}}{2}}-\cdot\left(\frac{\theta_{2}-\theta_{1}}{\pi}\right) \cdot T_{+} I_{C, \frac{3 V_{d c}}{2}}-\cdot\left(\frac{\theta_{4}-\theta_{3}}{\pi}\right) \cdot T_{+} \\
& I_{c, \frac{5 V_{k}}{2}}-\left(\frac{\theta_{6}-\theta_{5}}{\pi}\right) \cdot T_{+} I_{c, \frac{7 V_{d x}}{2}}-\left(\frac{\theta_{8}-\theta_{7}}{\pi}\right) \cdot T \tag{5.2}
\end{align*}
$$

$$
\begin{gather*}
\mathrm{Q}=\left(\frac{V_{D C}-2 V_{C_{4}}}{R_{L}}\right) \cdot\left(\frac{\theta_{8}-\theta_{7}+\theta_{6}-\theta_{5}+\theta_{4}-\theta_{3}+\theta_{2}-\theta_{1}}{\pi}\right) \cdot T=0 \\
V_{D C}=\frac{V_{C_{4}}}{2} \tag{5.3}
\end{gather*}
$$


(a)

(b)

Fig. 5.1 Modes of DASC module (a) Charging (b) Discharging.


Fig. 5.2 Proposed 17-level DASC-MLI.

The switching patterns, diode behaviour and states of capacitors at each voltage level of the proposed DASC-MLI are shown in Table 5.1. The current paths of the proposed 17level DASC-MLI for all positive levels are shown in Fig. 5.3(a)-(i). The dotted lines show

Table 5.1
Switching patterns, Diode behaviour and Capacitor states at each voltage level

| Output Voltage | $\boldsymbol{S}_{\mathbf{1}}-\boldsymbol{S}_{\mathbf{1 1}}$ | $\boldsymbol{D}_{\mathbf{1}}-\boldsymbol{D}_{\mathbf{5}}$ | $\boldsymbol{C}_{\mathbf{1}}-\boldsymbol{C}_{\mathbf{4}}$ |
| :---: | :---: | :---: | :---: |
| $+4 V_{\mathrm{DC}}$ | 11100100101 | 00000 | DDDU |
| $+7 V_{\mathrm{DC}} / 2$ | 11100100110 | 00000 | DDDC |
| $+3 V_{\mathrm{DC}}$ | 10100100101 | 10000 | UDDU |
| $+5 V_{\mathrm{DC}} / 2$ | 10100100110 | 10000 | UDDC |
| $+2 V_{\mathrm{DC}}$ | 01010100101 | 01111 | DCCU |
| $+3 V_{\mathrm{DC}} / 2$ | 01010100110 | 01111 | DCCC |
| $+V_{\mathrm{DC}}$ | 00001100101 | 10100 | CUUU |
| $+V_{\mathrm{DC}} / 2$ | 00001100110 | 10100 | CUUC |
| 0 | 01010110001 | 01111 | UCCU |
| $-V_{\mathrm{DC}} / 2$ | 00011110010 | 01111 | UCCD |
| $-V_{\mathrm{DC}}$ | 00001011001 | 10100 | CUUU |
| $-3 V_{\mathrm{DC}} / 2$ | 00001011010 | 10100 | CUUD |
| $-2 V_{\mathrm{DC}}$ | 01010011001 | 01111 | DCCU |
| $-5 V_{\mathrm{DC}} / 2$ | 01010011010 | 01111 | DCCD |
| $-3 V_{\mathrm{DC}}$ | 10100011001 | 10000 | UDDU |
| $-7 V_{\mathrm{DC}} / 2$ | 10100011010 | 10000 | UDDD |
| $-4 V_{\mathrm{DC}}$ | 11100011001 | 00000 | DDDU |

In the column of switches, 1 and 0 represent turn ON and turn OFF. In the column of diode, 1 and 0 represent forward conduction and reverse blocking. The capacitor states are $\mathbf{C}$ for charging, $D$ for discharging, and $U$ for unchanged.
the charging path of the capacitors, the red (solid) lines show the current path through the load, and the blue (solid) lines show the reverse current path of the proposed DASC-MLI. All circuit configurations for voltage levels in one complete positive half cycle of output voltage are as follows:

(b)

(c)


(g)

(h)

(i)

Fig. 5.3 Current flow for posituve voltage levels of the proposed 17-level DASC-MLI. (a) Current flow at voltage level zero. (b) Current flow at voltage level $V_{\mathrm{DC}} / 2$. (c) Current flow at voltage level $V_{\mathrm{DC}}$. (d) Current flow at voltage level $3 V_{\mathrm{DC}} / 2$. (e) Current flow at voltage level $2 V_{\mathrm{DC}}$. (f) Current flow at voltage level $5 V_{\mathrm{DC}} / 2$. (g) Current flow at voltage level $3 V_{\mathrm{DC}}$. (h) Current flow at voltage level $V_{\mathrm{DC}} / 2$. (i) Current flow at voltage level $4 V_{\mathrm{DC}}$.

Level zero: Fig. 5.3(a) presents the current path for zero output voltage level. The capacitors $C_{2}$ and $C_{3}$ charge through $D_{2}, D_{4}, S_{4}, S_{2}$ and $D_{3}, D_{5}, S_{4}, S_{2}$ respectively in this interval.

Level $V_{\mathbf{D C}} / 2$ : Fig. 5.3(b) shows the circuit configuration for generation of voltage level $V_{\mathrm{DC}} / 2$. The capacitors $C_{1}$ and $C_{4}$ charge through paths $D_{3}, S_{5}, D_{1}$ and $D_{3}, S_{6}, S_{10}, S_{9}, D_{1}$ respectively in this level. The reverse current passes through the switches $S_{10}, S_{6}, S_{5}$ and $S_{9}$.

Level $V_{D C}$ : The circuit configuration for obtaining voltage $V_{\mathrm{DC}}$ across load is shown in Fig. 5.3(c). The capacitor $C_{1}$ charges in this interval through $D_{3}, S_{5}$ and $D_{1}$. The reverse current passes through the switches $S_{11}, S_{6}, S_{5}$ and $S_{9}$.

Level 3VDC/2: Fig. 5.3(d) shows the circuit configuration for voltage level $3 V_{D C} / 2$. All three capacitors $C_{2}, C_{3}$ and $C_{4}$ charge in this interval through charging paths $D_{2}, D_{4}, S_{4}$, $S_{2} ; D_{3}, D_{5}, S_{4}, S_{2}$ and $D_{3}, S_{6}, S_{10}, S_{9}, D_{1}$ respectively. Capacitor $C_{1}$ discharges through $D_{3}$, $S_{6}, S_{10}, S_{9}$ and $S_{2}$ during this interval.

Level 2V $V_{\text {DC }}$ : Fig. 5.3(e) shows the circuit configuration of voltage $2 V_{\text {DC }}$. The capacitors $C_{2}$ and $C_{3}$ charge in this interval through $D_{2}, D_{4}, S_{4}, S_{2}$ and $D_{3}, D_{5}, S_{4}, S_{2}$. The capacitor $C_{1}$ discharges through $D_{3}, S_{6}, S_{11}, S_{9}$ and $S_{2}$.

Level 5VDC/2: Fig. 5.3(f) shows the circuit configuration for generation of voltage level $5 V_{\mathrm{DC}} / 2$. The capacitors $C_{2}$ and $C_{3}$ are connected in series with the voltage source and discharge through $S_{1}, S_{3}, S_{6}, S_{10}, S_{9}$ and $D_{1}$. The capacitor $C_{4}$ is charged in this interval through the same path.

Level $3 V_{\text {DC: }}$ : Fig. $5.3(\mathrm{~g})$ shows the circuit configuration for output voltage $3 V_{\mathrm{DC}}$. The capacitors $C_{2}$ and $C_{3}$ are connected in series with the voltage source and discharge in this interval through path $S_{1}, S_{3}, S_{6}, S_{11}, S_{9}$ and $D_{1}$ to generate required output voltage.

Level $7 V_{\mathrm{DC}} / 2$ : Fig. $5.3(\mathrm{~h})$ shows the circuit configuration of voltage level $7 V_{\mathrm{DC}} / 2$. The capacitors $C_{1}, C_{2}$, and $C_{3}$ are connected in series with the voltage source and they discharge through $S_{1}, S_{3}, S_{6}, S_{10}, S_{9}$ and $D_{1}$ to generate $7 V_{\mathrm{DC}} / 2$ output voltage. The capacitors $C_{4}$ charges in this interval through the same path.

Level $4 V_{\text {dc }}$ : Fig. 5.3(i) shows the circuit configuration for output voltage $4 V_{\mathrm{DC}}$. The capacitors $C_{1}, C_{2}$ and $C_{3}$ are connected in series with voltage source and they discharge through switches $S_{1}, S_{3}, S_{6}, S_{11}, S_{9}$ and $S_{2}$ to generate the required output voltage.

Similarly, output voltage levels for negative half cycle can be obtained through switching patterns given in Table 5.1.

PIV is a major factor in the selection of components for any MLI. In the proposed DASC-MLI, the switches $S_{6}, S_{7}, S_{8}, S_{9}$ suffer maximum stress, whereas the switches $S_{10}$ and $S_{11}$ suffer constant PIV of $V_{\mathrm{DC}} / 2$ irrespective of the number of levels. The PIV across the switches and diodes in the proposed for 17-level DASC-MLI is given in the Table 5.2.

Table 5.2
PIV across Switches for 17-level DASC-MLI

| Device | PIV $\left(\times \boldsymbol{V}_{\mathbf{D C}}\right)$ | Device | PIV $\left(\times \boldsymbol{V}_{\mathbf{D C}}\right)$ |
| :---: | :---: | :---: | :---: |
| $\boldsymbol{S}_{\mathbf{1}}, \boldsymbol{S}_{\mathbf{2}}$ | 1 | $S_{6}, S_{7}, S_{8}, S_{9}$ | 4 |
| $\boldsymbol{S}_{\mathbf{3}}$ | $3 / 2$ | $S_{10}, S_{11}$ | 0.5 |
| $\boldsymbol{S}_{\mathbf{4}}$ | 2 | $D_{1}, D_{3}, D_{4}, \mathrm{D}_{5}$ | 1 |
| $\mathbf{S}_{\mathbf{5}}$ | 3 | $D_{2}$ | 2 |

### 5.3 Extended Structure of Proposed 17-Level DASC-MLI

The extended structure of the proposed DASC-MLI can be obtained by adding a DASC unit consisting of one switch, one capacitor, and two diodes. Each such extended unit (m) adds 4 extra levels to the output voltage. The generalized $(17+4 m)$ level extended structure of the proposed DASC-MLI is shown in Fig. 5.4. One diode of each module is
connected through $\gamma$, while the other diode is connected through $\alpha$. The switch and capacitors are connected through $\delta$ and $\beta$ respectively as shown in Fig. 5.1. All the capacitor voltages in the proposed extended DASC-MLI are inherently self-balanced. For achieving higher voltage levels, the proposed DASC-MLI does not require any additional voltage source. Hence, the cost of the proposed DASC-MLI is considerably reduced for achieving higher voltage levels.


Fig. 5.4 Extension of proposed DASC-MLI.

### 5.3.1 Generalized Configuration of the Proposed DASC-MLI

The required number of active and passive components for generating $4 n+1$ levels in the proposed generalized DASC-MLI (where $n$ is the number of capacitors) can be calculated as:

$$
\left\{\begin{array}{l}
N_{\text {Switch }}=n+7  \tag{5.4}\\
N_{\text {Diode }}=2 n-3 \\
N_{\text {Source }}=1
\end{array}\right.
$$

where $N_{\text {switch, }} N_{\text {Diode }}$ and $N_{\text {source }}$ are the number of switches, diodes, and DC sources respectively. The TSV of the proposed DASC-MLI is calculated by adding the individual PIV of all switches. The $T S V$ and $T S V_{\mathrm{pu}}$ of the generalized DASC-MLI are given as

$$
\begin{gather*}
\mathrm{TSV}=\left(\frac{n^{2}+5 n+15}{2}\right) \cdot V_{\mathrm{DC}}  \tag{5.5}\\
\mathrm{TSV}_{\mathrm{pu}}=\left(\frac{n^{2}+5 n+15}{2 n}\right) \cdot V_{\mathrm{DC}} \tag{5.6}
\end{gather*}
$$

### 5.4 Switching Scheme

Selective harmonic elimination technique using modified grew wolf optimization is used to generate the switching angles for the proposed DASC-MLI. The switching angles and output voltage levels of the proposed 17-level DASC-MLI are shown in Fig. 5.5. For proper operation of SC-MLI, the switching angles should satisfy the condition given as

$$
\begin{equation*}
0<\theta_{1}<\theta_{2}<\theta_{3}<\theta_{4}<\theta_{5}<\theta_{6}<\theta_{7}<\theta_{8}<\theta_{9}=\frac{\pi}{2} \tag{5.7}
\end{equation*}
$$

The Fourier expansion of the quasi-square waveform of the output voltage for the proposed 17-level DASC-MLI is given as

$$
\begin{equation*}
V_{0}=\frac{V_{\mathrm{DC}}}{2 \pi} \sum_{p=1,3, \cdot,}^{\infty} \sum_{i=1}^{8} \frac{\cos \left(p \theta_{\mathrm{i}}\right)}{p} \sin p \omega t \tag{5.8}
\end{equation*}
$$



Fig. 5.5 Switching angles and output voltage levels of proposed 17-level DASC-MLI.
where $\omega$ is the angular frequency of the staircase output voltage waveform. The amplitude modulation index ( $M_{\mathrm{of}}$ ) of the fundamental output voltage waveform is expressed as:

$$
\begin{equation*}
M_{\text {of }}=\frac{1}{8} \sum_{\mathrm{i}=1}^{8} \cos \left(\theta_{\mathrm{i}}\right) \tag{5.9}
\end{equation*}
$$

The switching angles for 17-level DASC-MLI $\theta_{\mathrm{i}}(i=1-8)$ are obtained using
$\cos \theta_{1}+\cos \theta_{2}+\cos \theta_{3}+\cos \theta_{4}+\cos \theta_{5}+\cos \theta_{6}+\cos \theta_{7}+\cos \theta_{8}=8 M_{\text {of }}$
$\cos \left(z \theta_{1}\right)+\cos \left(z \theta_{2}\right)+\cos \left(z \theta_{3}\right)+\cos \left(z \theta_{4}\right)+\cos \left(z \theta_{5}\right)$
$+\cos \left(z \theta_{6}\right)+\cos \left(z \theta_{7}\right)+\cos \left(z \theta_{8}\right)=0$
where $z$ is the number of harmonics. The harmonics such as $5^{\text {th }}, 7^{\text {th }}, 11^{\text {th }}, 13^{\text {th }}, 17^{\text {th }}, 19^{\text {th }}$ and $23^{\text {rd }}$ are considered for obtaining the switching angles.

### 5.5 Capacitance Calculation

To calculate values of the capacitances, the charge-discharge cycle of each capacitor is considered [45]. For demonstration, the largest discharge period is calculated for $C_{1}$. The largest discharge interval and the corresponding currents through resistive load $R_{\mathrm{L}}$ for these intervals is calculated to define total charge and is shown in Table 5.3.

Table 5.3
Largest Discharge Interval for capacitor ( $\boldsymbol{C}_{1}$ )

| Interval | Current (i0) |
| :---: | :---: |
| $\theta_{3} \leq \theta \leq \theta_{4}$ | $5 V_{D C} / 2 R_{L}$ |
| $\theta_{4} \leq \theta \leq \theta_{5}$ | $3 V_{D C} / R_{L}$ |
| $\theta_{7} \leq \theta \leq \theta_{8}$ | $7 V_{D C} / 2 R_{L}$ |
| $\theta_{8} \leq \theta \leq \pi-\theta_{8}$ | $4 V_{D C} / R_{L}$ |

The maximum discharging value $Q_{C_{1}}$ of the capacitor $C_{1}$ is calculated based on discharge cycles and is given as:

$$
\begin{equation*}
Q_{C_{1}}=\frac{1}{\omega}\left[\int_{\theta_{3}}^{\theta_{4}} i_{o} d \theta+\int_{\theta_{4}}^{\theta_{5}} i_{o} d \theta+\int_{\theta_{7}}^{\theta_{8}} i_{o} d \theta+\int_{\theta_{8}}^{\pi-\theta_{8}} i_{o} d \theta\right] \tag{5.11}
\end{equation*}
$$

Similarly, maximum discharging values $Q_{C_{2}}, Q_{C_{3}}, Q_{C_{4}}$ of the capacitors $C_{2}, C_{3}, C_{4}$ can be obtained. The maximum allowable voltage ripples across the capacitor $C_{\mathrm{i}}$ is $k V_{C_{i}}(i=1$, 2, 3 and 4), where $k$ is the ripple factor. Using the derived values of $Q_{C_{1}}, Q_{C_{2}}, Q_{C_{3}}$ and $Q_{C_{4}}$ the values of capacitors $C_{1}, C_{2}, C_{3}$ and $C_{4}$ are obtained as:

$$
\begin{gather*}
C_{1} \geq \frac{\left(4 \pi-3 \theta_{3}-\theta_{4}+4 \theta_{5}-7 \theta_{7}-\theta_{8}\right)}{2 \pi f_{S} k R_{L}}  \tag{5.12}\\
C_{2}, C_{3} \geq \frac{\left(4 \pi-5 \theta_{5}-\theta_{6}-\theta_{7}-\theta_{8}\right)}{2 \pi f_{S} k R_{L}}  \tag{5.13}\\
C_{4} \geq \frac{\left(\theta_{2}-\theta_{1}-3 \theta_{3}+3 \theta_{4}-5 \theta_{5}+5 \theta_{6}-7 \theta_{7}+7 \theta_{8}\right)}{2 \pi f_{S} k R_{L}} \tag{5.14}
\end{gather*}
$$

For the resistive-inductive loading condition, the function of load current, $I_{\mathrm{L}}(t)$ can be derived as

$$
\begin{equation*}
I_{\mathrm{L}}(\mathrm{t})=I_{\max } \sin (\omega \mathrm{t}-\phi) \tag{5.15}
\end{equation*}
$$

here $I_{\max }$ is the maximum value of load current, and $\phi$ is the output phase difference. The net charge can then be obtained. Substituting the charge to obtain capacitance yields

$$
\begin{array}{r}
C_{1} \geq \frac{2 I_{\max }\binom{\cos \left(\theta_{3}-\Phi\right)+\cos \left(\theta_{7}-\Phi\right)}{-\cos \left(\theta_{5}-\Phi\right)-\sin (\Phi)}}{2 \pi f_{S} k V_{D C}} \\
C_{2}, C_{3} \geq \frac{2 I_{\max }\left(\cos \left(\theta_{5}-\Phi\right)-\sin (\Phi)\right)}{2 \pi f_{S} k V_{D C}} \\
C_{4} \geq \frac{I_{\max }\left(\begin{array}{l}
\cos \left(\theta_{4}-\Phi\right)-\cos \left(\theta_{3}-\Phi\right)+\cos \left(\theta_{2}-\Phi\right) \\
+\cos \left(\theta_{1}-\Phi\right)+\cos \left(\theta_{6}-\Phi\right)-\cos \left(\theta_{5}-\Phi\right) \\
+\cos \left(\theta_{7}-\Phi\right)
\end{array}\right)}{2 \pi f_{S} k V_{D C}} \tag{5.18}
\end{array}
$$

Assuming voltage ripple $k=0.05$ and 0.1 , the optimal capacitor values can be determined. From (5.16)-(5.18), it can be observed that the optimum values of capacitors inversely vary with the ripple factor, and output frequency. To demonstrate the effect of load resistance on the optimum capacitance values, the variations of $C_{1}, C_{2}, C_{3}$ and $C_{4}$ with different ranges of output load, $R_{\mathrm{L}}$ are shown in Fig. 5.6(a). The optimal values of capacitors are calculated for different values of phase angle and are shown in Fig. 5.6(b).


Fig. 5.6 Values of capacitance of all capacitors. (a) under different load resistance. (b) under different phase angles.

### 5.6 Conduction Loss of the Proposed DASC-MLI

The conduction losses, $P_{\mathrm{C}}$ in the proposed DASC-MLI can be attributed to two factors: steady state conduction losses and the charging state conduction losses. The steady state
conduction loss (CL), $P_{\mathrm{CL}, \mathrm{ss}}$ can be calculated by summing loss across each circuit element (diode, Switch, etc.) and $F_{\mathrm{j},}(\mathrm{j}=1, . ., J)$ incurred at each voltage level $U_{\mathrm{q},}(q=1, .$. , Q).

$$
\begin{equation*}
P_{C L, S S}=\sum_{q=1}^{Q} \sum_{j=1}^{J} P_{C L, S S, F_{j}}, U_{q} \tag{5.19}
\end{equation*}
$$

here J and Q are the total number of elements and voltage levels respectively. The conduction loss, $P_{C L, S S, F_{j}, U_{q}}$ at each level $U_{\mathrm{q}}$ for each element $F_{\mathrm{j}}$ can further be generalized as the sum of losses experienced due to on-state voltage drop at $j^{\text {th }}$ component and their on-state resistances. This loss can be presented as

$$
\begin{equation*}
P_{C L, S S, F_{j}, U_{q}}=\binom{V_{o n, F_{j}, U_{q}}^{i i_{l o a d, a v g, S S,} F_{j}, U_{q}}}{+R_{o n, F_{j}, U_{q}} i_{l o a d, r m s, S S, F_{j}, U_{q}}^{2}} \tag{5.20}
\end{equation*}
$$

The charging state (CS) conduction losses (CL), $\mathrm{P}_{\mathrm{CL}, \mathrm{CS}}$ occur due to charging currents superimposing the steady state current while charging capacitors. This charging current, ${ }^{i}{\mathrm{CL}, \mathrm{CS}, \mathrm{F}_{j}, \mathrm{U}}_{q}{ }^{(t)}$ and its associated losses can be drastically reduced using a very small inductor $\left(L_{\mathrm{S}}\right)$ and a very small resistor $\left(R_{\mathrm{S}}\right)$ in series with the input source. The inclusion of this impedance at source side transforms the circuit into a series RLC circuit. Assuming series RLC circuit, the instantaneous current flowing through any element $F_{\mathrm{j}}$, at any level $U_{\mathrm{q}}$ can be easily calculated as

$$
\begin{equation*}
\left.i_{\mathrm{CL}, \mathrm{CS}, \mathrm{~F}_{j}, \mathrm{U}}^{q}(t)=e^{-t . R_{\mathrm{eq}, \mathrm{U}}} \mathrm{~L}_{S}{ }_{\left(I_{q-1} \cos (\lambda t)-\frac{I_{q-1} R_{\mathrm{eq}, \mathrm{~L}_{q}}}{2 \cdot \lambda \cdot L_{S}} \sin (\lambda t)-\frac{\Delta V}{\lambda \cdot L_{S}} \sin (\lambda t)\right)}\right) \tag{5.21}
\end{equation*}
$$

where

$$
\begin{equation*}
\lambda=\sqrt{\frac{1}{L_{S} \cdot C_{\mathrm{eq}, \mathrm{U}}}-\left(\frac{R_{\mathrm{eq}, \mathrm{U}}}{2 \cdot L_{S}}\right)^{2}} \tag{5.22}
\end{equation*}
$$

where $C_{\text {eq. }}$ and $R_{\text {eq. }}$ are the equivalent capacitance and resistance respectively in the charging loop including source resistance $R_{\mathrm{S}}$. The $\Delta V$ is the difference between the capacitor voltage at beginning of level $U q$. For each element $F_{\mathrm{j}}$ at level $U_{\mathrm{q}}$, this current would generate conduction losses of magnitude:

$$
\begin{equation*}
P_{\mathrm{CL}, \mathrm{CS}, \mathrm{~F}_{j}, \mathrm{U}}^{q}=\binom{\int_{t_{U_{q, b e g i n}}}^{t_{U_{q, e n d}}} R_{\mathrm{on}, \mathrm{~F}_{j}, \mathrm{U}_{q}} \cdot i_{\mathrm{CL}, \mathrm{CS}, \mathrm{~F}_{j}, \mathrm{U}}^{2} \cdot d t}{+\int_{t_{U_{q}, \text { end }}}^{t_{U_{q, b e g i n}}} V_{\mathrm{on}, \mathrm{~F}_{j}, \mathrm{U}_{q}} \cdot i_{\mathrm{CL}, \mathrm{CS}, \mathrm{~F}_{j}, \mathrm{U}_{q}} \cdot d t} \tag{5.23}
\end{equation*}
$$

where, ${ }^{U_{q, b e g i n}}$ and $t_{U_{q, e n d}}$ are the beginning and ending time of output voltage level $U q$. The total CS-CL losses can be calculated like SS-CL by adding losses across each element:

$$
\begin{equation*}
P_{\mathrm{CL}, \mathrm{CS}}=\sum_{q=1}^{Q} \sum_{j=1}^{J} P_{C L, C S, F_{j}, U_{q}} \tag{5.24}
\end{equation*}
$$

Since, it is mathematically difficult to accurately predict voltage at each instant of time due to several components involved, for ease in calculation of losses, $\Delta V$ is approximated to its maximum value of $0.1 V_{\mathrm{DC}}$.

### 5.7 Switching Loss Calculation

The switching loss occurs due to charging and discharging of parasitic capacitances of switches during the turn on and turn off of switches in a cycle [51]. The switching loss during turn on $P_{\mathrm{sw}, i(\mathrm{On})}$ and turn off $P_{\mathrm{sw}, i(\mathrm{off})}$ are given as

$$
\begin{align*}
& P_{\mathrm{sw}, i(\mathrm{on})}=\frac{1}{6} f_{s w, i} V_{\mathrm{sw}, i} I_{i} t_{o n}  \tag{5.25}\\
& P_{\mathrm{sw}, i(\mathrm{off})}=\frac{1}{6} f_{s w, i} V_{\mathrm{sw}, i} I_{i}^{\prime} t_{o f f} \tag{5.26}
\end{align*}
$$

where $V_{\text {sw }, i}$ is the off-state voltage of the $i^{\text {th }}$ switch, $I_{\mathrm{i}}$ is the current of the $i^{\text {th }}$ switch when the switch is turned on, $I_{\mathrm{i}}^{\prime}$ is the current of the $i^{\text {th }}$ switch before the turn off of the switch, $t_{\text {on }}$ is the duration when the switch is turned on, $t_{\text {off }}$ is the duration when the switch is turned off, and $f_{\mathrm{sw}}$ is the switching frequency. To calculate total switching loss, the number of $N_{\text {on }}$ and the number of $N_{\text {off }}$ switching states per one cycle is multiplied by (5.25) and (5.26). The total switching loss is calculated for each level and added as follows:

$$
\begin{equation*}
P_{S}=\sum_{i=1}^{17}\left(\sum_{j=1}^{N} P_{\text {sw,on(ij) }}+\sum_{j=1}^{N_{\text {off }}(i)} P_{\mathrm{sw}, \mathrm{off}(\mathrm{ij})}\right) \tag{5.27}
\end{equation*}
$$

Using (5.27), the total switching loss of the proposed 17-level DASC-MLI is obtained as:

$$
\begin{equation*}
P_{\mathrm{S}}=\frac{54 V_{D C}^{2}}{R_{L}} f_{S} t_{o n}+\frac{53.5 V_{D C}^{2}}{R_{L}} f_{S}{ }_{\text {off }} \tag{5.28}
\end{equation*}
$$

### 5.8 Ripple Loss Analysis

The ripple loss occurs at the time of charging of capacitors at different switching instances. The voltage ripple of capacitors is obtained as

$$
\begin{equation*}
\Delta V_{C i}=\frac{1}{C_{i}} \int_{t}^{t^{\prime}} i_{c_{i}}(\mathrm{t}) \cdot d t \tag{5.29}
\end{equation*}
$$

where $i_{c_{i}}$ is the capacitor current and $t-t^{\prime}$ is the charging interval. The ripple voltages of capacitors $C_{1}, C_{2}, C_{3}$ and $C_{4}$ are given as

$$
\begin{gather*}
\Delta V_{C 1}=\frac{V_{d c}}{2 \pi f_{S} R_{L} C_{1}}\left(4 \pi-3 \theta_{3}-\theta_{4}+4 \theta_{5}-7 \theta_{7}-\theta_{8}\right)  \tag{5.30}\\
\Delta V_{C 2}, \Delta V_{C 3}=\frac{V_{d c}}{2 \pi f_{S} R_{L} C_{2}}\left(4 \pi-5 \theta_{5}-\theta_{6}-\theta_{7}-\theta_{8}\right)  \tag{5.31}\\
\Delta V_{C 4}=\frac{V_{d c}}{2 \pi f_{S} R_{L} C_{4}}\left(\theta_{2}-\theta_{1}-3 \theta_{3}+3 \theta_{4}-5 \theta_{5}+5 \theta_{6}-7 \theta_{7}+7 \theta_{8}\right) \tag{5.32}
\end{gather*}
$$

The ripple loss in one cycle operation of the output voltage is given as

$$
\begin{equation*}
P_{\mathrm{R}}=\frac{1}{2 T} \sum_{i=1,2,2,3} C_{i} \Delta V_{i}^{2} \tag{5.33}
\end{equation*}
$$

where $C_{\mathrm{i}}$ and $\Delta V_{i}$ are the $i^{\text {th }}$ capacitor and ripple voltage of it.

The efficiency of the proposed DASC-MLI can be written as:

$$
\begin{equation*}
\eta=\frac{P_{0}}{P_{0}+P_{C}+P_{S}+P_{R}} \tag{5.34}
\end{equation*}
$$

where $P_{0}, P_{\mathrm{C}}, P_{\mathrm{S}}$ and $P_{\mathrm{R}}$ are the output power, conduction, switching and ripple losses respectively.

### 5.9 Comparison with Other Reported topologies

In this section, the proposed DASC-MLI is compared with other reported SC-MLIs in terms of used capacitors, switches, diodes, TSV, PIV, boosting factor and cost function (CF). It can be observed from Fig. 5.7(a) that the proposed DASC-MLI requires lesser number of capacitors to utilize the same levels as compared to other selected MLIs. The DASC-MLI uses lower number of switches compared to other recently proposed topologies like symmetric topology in [44] and switched-capacitor topology in [42] as
shown in Fig. 5.7(b). Topologies presented in [43] possess large TSV for higher levels, whereas topology [40] requires much more diodes to achieve same voltage levels. The topology given in [41] and [45] requires a greater number of switches as compared to proposed DASC-MLI. The TSV and number of capacitors required in [46] are also very high. Table 5.4 also gives the comparison of different reported SC-MLIs and the proposed DASC-MLI in for 17-level SC-MLI. The generalized graphical representations of TSV and number of diodes versus voltage levels for different SC-MLI topologies are shown in Fig. 5.7(c) and (d) respectively. A CF has been further used to demonstrate potentiality of proposed DASC-MLI compared to other reported SC-MLIs and is given as [54]

$$
\begin{equation*}
\mathrm{CF}=N_{\text {switch }}+N_{\text {cap }}+N_{\text {diode }}+T S V_{\text {pu }} \tag{5.35}
\end{equation*}
$$

where $N_{\text {switch }}, N_{\text {cap }}$ and $N_{\text {diode }}$ are the number of switches, capacitors and diodes, respectively.

Table 5.4
Comparison of proposed 17-level DASC-MLI with Other Recent SC-MLI Topologies

| Param. | [45] | [42] | $[40]$ | $[41]$ | $[46]$ | $[43]$ | $[44]$ | DASC-MLI |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $N_{\text {Switch }}$ | 39 | 25 | 12 | 25 | 12 | $23.5^{*}$ | $23.5^{*}$ | 11 |
| $N_{\text {Cap }}$ | 7 | 7 | 7 | 7 | 8 | $4.5^{*}$ | $5.5^{*}$ | 4 |
| $N_{\text {Diode }}$ | 0 | 0 | 14 | 0 | 0 | 0 | $3.5^{*}$ | 5 |
| $T S V_{\text {sw }}$ | 39 | 72 | 96 | 53 | 54 | 48 | 41 | 25.5 |
| $T S V_{\text {diode }}$ | 0 | 0 | 28 | 0 | 0 | 0 | 3.5 | 6 |
| $T S V_{\text {total }}$ | 39 | 72 | 126 | 53 | 54 | 48 | 44.5 | 31.5 |
| PIV | 1 | 8 | 8 | 8 | 4 | 8 | 2 | 4 |
| Boost <br> factor | 8 | 8 | 8 | 8 | 8 | 14 | 4 | 4 |
| Extend- <br> ability | Y | Y | Y | Y | Y | Y | Y | Y |

[^0]The generalized graphical representations of CF versus voltage levels for different SC-MLI topologies are shown in Fig. 5.7(e). It can be observed that the cost of the proposed DASC-MLI is reduced as compared to other reported SC-MLIs. When operated at same boosting factor, the proposed DASC-MLI requires lower number of switches at same number of voltage levels. If the proposed DASC-MLI has greater TSV at same boosting ratio, then the number of levels generated is almost twice those generated by other SC-MLI topologies, thus verifying the lower TSV and component count at higher voltage levels of the proposed DASC-MLI.



Fig. 5.7 Comparison of the proposed DASC-MLI with recent topologies. (a) Number of required sources versus levels. (b) Number of required switches versus levels. (c) TSV versus number of levels. (d) Diode versus number of levels CF. (e) Cost function versus number of levels of different topologies.

### 5.10 Simulation Studies

The performance of the proposed DASC-MLI is validated through a 550 W MATLAB/Simulink model. Modulation index is taken as 0.75 in this study. The output voltage $V_{0}$ and current $I_{0}$ waveforms of the proposed 17-level DASC-MLI for a resistive load ( $R=40 \Omega$ ) are shown in Fig. 5.8(a). The measured rms values of voltage and current are 155.4 V and 3.42 A respectively at 50 Hz frequency. For $R-L \operatorname{load}(R=40 \Omega, L=100$ mH ), output voltage $V_{0}$ and current $I_{0}$ are shown in Fig. 5.8(b) and measured as 155.4 V and 3.38 A respectively. The capacitor voltages are shown in Fig. 5.9. It can be observed that capacitor voltages $V_{\mathrm{C} 1}, V_{\mathrm{C} 2}, V_{\mathrm{C} 3}$ and $V_{\mathrm{C} 4}$ are balanced at $60 \mathrm{~V}, 60 \mathrm{~V}, 60 \mathrm{~V}$ and 30 V respectively. The voltage stresses across four switches ( $S_{1}, S_{2}, S_{3}$ and $S_{4}$ ) of the proposed DASC-MLI are shown in Fig. 5.10(a) and are measured as $60 \mathrm{~V}, 60 \mathrm{~V}, 90 \mathrm{~V}$ and 120 V respectively. The voltage stresses across switches ( $S_{5}, S_{10}$ and $S_{11}$ ) are shown in Fig. 5.10(b) and are also measured as $180 \mathrm{~V}, 30 \mathrm{~V}$ and 30 V respectively. Similar, the voltage stresses across each switch ( $S_{6}, S_{7}, S_{8}$ and $S_{9}$ ) of the H-bridge are 240 V respectively, as shown in Fig. 5.10(c).


Fig. 5.8 Simulation results of the proposed DASC-MLI. (a) Output voltage ( $V_{\mathrm{o}}$ ) and current ( $I_{\mathrm{o}}$ ) for $R$ load ( $R=40 \Omega$ ). (b) Output voltage ( $V_{\mathrm{o}}$ ) and current $\left(I_{\mathrm{o}}\right)$ for $R-L \operatorname{load}(R=40 \Omega, L=100 \mathrm{mH}$.


Fig. 5.9 Simulation results of capacitor voltages. ( $\left.V_{\mathrm{C} 1}, V_{\mathrm{C} 2}, V_{\mathrm{C} 3}, V_{\mathrm{C} 4}\right)$.


Fig. 5.10 Voltage stress of the proposed DASC-MLI. (a) Voltage stresses across switches ( $S_{1}, S_{2}, S_{3}, S_{4}$ ). (b) Voltage stresses across switches ( $S_{5}, S_{10}, S_{11}$ ). (c) Voltage stresses across switches ( $S_{6}, S_{7}, S_{8}, S_{9}$ ).


Fig. 5.11 Dynamic performance of the proposed SC-MLI for step-down change in load resistance.
The load resistance is step changed from $70 \Omega$ to $35 \Omega$ to observe the dynamic behaviour of the DASC-MLI. The load current is changed from 3.5 A to 7 A due to step change in resistance and is shown in Fig. 5.11. It can be observed that the load change does not have any effect on the output voltage waveform. Hence, it confirms the selfvoltage balance of capacitors in the proposed DASC-MLI.

### 5.11 Experimental Validation of DASC-MLI

The performance of the proposed DASC-MLI is validated through a 570 W experimental prototype as shown in Fig. 5.12. The parameters used in experiment are listed in Table 5.5.


Fig. 5.12 Photograph of experimental prototype of 17-level DASC-MLI.

Table 5.5
Devices and Parameters Used for Experimentation

| Microcontroller | TI-TMS320F28335 |
| :--- | ---: |
| IGBT | HGTG12N60A4D |
| Gate Driver | FOD3184 |
| Diode | STP516150 |
| Electrolytic <br> Capacitors | $\mu \mathrm{F}\left(\mathrm{C}_{3}, \mathrm{C}_{4}\right)$ |

### 5.11.1 Steady State Performance

The steady state performance of DASC-MLI is investigated in this section. The DC source voltage $V_{\mathrm{dc}}$ is taken as 60 V and the experimentation has been carried out using TI-TMS320F28335 DSP processor.

(a)

(b)

(c)

(d)

Fig. 5.13 Experimental results of the proposed DASC-MLI. (a) Output voltage ( $V_{\mathrm{o}}$ ) and current $\left(I_{\mathrm{o}}\right)$ for $R \operatorname{load}(R=40 \Omega)$. (b) Output voltage $\left(V_{\mathrm{o}}\right)$ and current $\left(I_{\mathrm{o}}\right)$ for $R-L \operatorname{load}(R=40 \Omega, L=100$ $\mathrm{mH})$. (c) Capacitor voltages $\left(V_{\mathrm{C} 1}, V_{\mathrm{C} 2}, V_{\mathrm{C} 3}, V_{\mathrm{C} 4}\right)$. (d) Harmonic spectrum of $V_{\mathrm{o}}$.


Fig. 5.14 Experimentally results of capacitor currents of DASC-MLI. (a) Capacitor currents $i_{\mathrm{C} 1}, i_{\mathrm{C} 2}, i_{\mathrm{C} 3}$, and $i_{\mathrm{C} 4}$ for $R=40 \Omega$. (b) Capacitor currents $i_{\mathrm{C} 1}, i_{\mathrm{C} 2}, i_{\mathrm{C} 3}$ and $i_{\mathrm{C} 4}$ for $R=40 \Omega, L=100$ mH .

Fundamental switching strategy $(50 \mathrm{~Hz})$ is used and the value of $M_{\text {of }}$ is taken as 0.75 . The output voltage $V_{0}$ and current $I_{0}$ waveforms for a resistive load $(R=40 \Omega)$ are shown in Fig. 5.13(a). The measured rms values of voltage and current are 154.7 V and 3.38 A at 50 Hz frequency respectively. For $R-L \operatorname{load}(R=40 \Omega, L=100 \mathrm{mH})$, output voltage $V_{0}$ and current $I_{0}$ are shown in Fig. 5.13(b) and measured as 154.1 V and 3.17 A respectively. The capacitor voltages are shown in Fig. 5.13(c). It can be observed that capacitor voltages $V_{\mathrm{C} 1}, V_{\mathrm{C} 2}, V_{\mathrm{C} 3}$ and $V_{\mathrm{C} 4}$ are balance at $56.5 \mathrm{~V}, 56 \mathrm{~V}, 54.2 \mathrm{~V}$ and 27 V respectively. The ripples voltage $\Delta \mathrm{V}_{\mathrm{C} 1}, \Delta \mathrm{~V}_{\mathrm{C} 2}, \Delta \mathrm{~V}_{\mathrm{C} 3}$ and $\Delta \mathrm{V}_{\mathrm{C} 4}$ of capacitors are $4 \mathrm{~V}, 4.4 \mathrm{~V}, 5.9 \mathrm{~V}$ and 2.3 V respectively. The harmonic spectrum of the output voltage $V_{0}$ is shown in Fig. 5.13(d) and output voltage THD is measured as $7.41 \%$. To verify the proper charge balance in capacitors, the respective capacitor currents for $R$ and $R-L$ load are shown in Fig. 5.14(a)-(b). The measured rms values of current in case of $R$ load ( $R=40 \Omega$ ) for capacitors $C_{1}, C_{2}, C_{3}$ and $C_{4}$ are $4.27 \mathrm{~A}, 4.10 \mathrm{~A}, 4.25 \mathrm{~A}$ and 2.64 A respectively as shown in Fig. 5.14(a). Similarly, for $R-L$ load $(R=40 \Omega$ and $L=100 \mathrm{mH})$, the measured rms value of capacitors are $4.35 \mathrm{~A}, 3.31 \mathrm{~A}, 3.58 \mathrm{~A}$ and 2.63 A respectively as shown in Fig. 5.14(b). The voltage stresses across four switches $\left(S_{1}, S_{2}, S_{3}\right.$ and $\left.S_{4}\right)$ of the proposed DASC-MLI are shown in Fig. $5.15(\mathrm{a})$ and are measured as $60 \mathrm{~V}, 60 \mathrm{~V}, 92 \mathrm{~V}$ and 120 V

(a)
(b)

(c)

Fig. 5.15 Experimental results of voltage stress of DASC-MLI. (a) Voltage stresses across switches $\left(S_{1}, S_{2}, S_{3}, S_{4}\right)$. (b) Voltage stresses across switches ( $S_{5}, M_{1}, M_{2}$ ). (c) Voltage stresses across switches $\left(Q_{1}, Q_{2}, Q_{3}, Q_{4}\right)$.
respectively. The voltage stresses across switches ( $S_{5}, M_{1}$ and $M_{2}$ ) are shown in Fig. $5.15(\mathrm{~b})$ and are measured as $180 \mathrm{~V}, 30.4 \mathrm{~V}$ and 30.6 V respectively. Similarly, the voltage stresses across switches ( $Q_{1}, Q_{2}, Q_{3}$ and $Q_{4}$ ) of the H -bridge are 240 V , as shown in Fig. 5.15(c). Peak charging current is common in DASC-MLIs and to alleviate the current spikes, and reduce the device stresses, several strategies are discussed in literatures [47], [48] and [52]. Reducing spikes by increasing switching frequency is given in [47]. Literature [48] discusses the alleviation of spikes by increasing capacitance value. Using resistors [52] or inductors at source also reduces the spikes. In the proposed work, a small inductor and a small resistor at the source is used to reduce the current spikes. The switch and device current stress analysis is carried out for load resistance $R=40 \Omega$, input resistor $R=0.15 \Omega$ and input inductor $L=35 \mu \mathrm{H}$.


Fig. 5.16 Experimental verification of dynamic performance of DASC-MLI for step-up change in load resistance.

### 5.11.2 Dynamic Performance

The dynamic performance of the proposed RV-SCMLI is investigated in this section. The load resistance is step changed from $80 \Omega$ to $40 \Omega$ to observe the dynamic performance of the DASC-MLI. The load current is changed from 1.8 A to 3.6 A due to step change in resistance and is shown in Fig. 5.16. From Fig. 5.16, it can also be observed that the load change has no effect on the output voltage waveform, which confirms the selfvoltage balancing of capacitors in DASC-MLI.


Fig. 5. 17 Input voltage, current and output voltage, current for $R$ load ( $R=40 \Omega$ ) of DASC-MLI.

### 5.11.3 Calculation of Efficiency

The conduction loss, switching loss and ripple loss are calculated using (5.24), (5.28) and (5.33) and are $16.75 \mathrm{~W}, 5.37 \mathrm{~W}$ and 6.23 W respectively. The experimental efficiency of the proposed DASC-MLI is also calculated. To determine the efficiency ( $\eta$ ) of the proposed DASC-MLI; input voltage $V_{\mathrm{in}}$, input current $I_{\mathrm{in}}$, output voltage $V_{\mathrm{o}}$ and output current $I_{\mathrm{o}}$ are measured experimentally for $R$ load from Fig. 5.17. For $R$ load ( $R=40 \Omega$ ), the measured input power, output power and loss are $P_{\text {in }}=580.15 \mathrm{~W}, P_{\text {out }}=543.47 \mathrm{~W}$ and $P_{\text {loss }}=37.49 \mathrm{~W}$, respectively. The experimentally calculated efficiency $(\eta)$ for 580 W DASC-MLI is $93.54 \%$.

### 5.12 Conclusion

A new 17-level DASC-MLI using reduced number of active and passive components is proposed in this chapter. TSV of the proposed DASC-MLI is low, thus facilitating utilization of lower-rated semiconductor devices for higher power applications. The DASC-MLI possesses reverse current carrying capability and higher output voltage levels using only one DC voltage source. Output voltage levels, higher than 17 -level can also be achieved using the extended structure of proposed DASC-MLI. The potentiality of proposed DASC-MLI is verified through a cost function. Capacitor voltages are inherently balanced utilizing a combination of switches and diodes, thus completely eliminating the necessity of any external balancing circuit or algorithm in DASC-MLI. The number of capacitors and switches required in DASC-MLI are lower than reported SC-MLIs and thus its cost is lesser than reported SC-MLIs. The performance of the proposed DASC-MLI has been validated through a 580 W experimental prototype in this chapter. In order to further reduce the PIV, a new self-voltage balanced 17-level reduced voltage switched-capacitor MLI (RVSC-MLI) is proposed in the next chapter.


[^0]:    * as per the generalization provided in paper

