

# **CERTIFICATE**

It is certified that the work contained in the thesis titled “**Analytical Modeling and Simulation of Double Gate Junctionless Field Effect Transistors (DG-JLFETs)** ” by “**Balraj Singh**” has been carried out under my supervision and that this work has not been submitted elsewhere for a degree.

It is further certified that the student has fulfilled all the requirements of Comprehensive, Candidacy and SOTA.

**(Prof. S. Jit)**

**Supervisor**

**Department of Electronics Engineering**

**IIT (BHU), Varanasi**